Layout data verification method, mask pattern verification method and circuit operation verification method
First Claim
1. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
- a step (a) of determining the parameter in the photolithography process;
a step (b) of simulating the photolithography process on a computer based on the determined parameter;
a step (c) of checking whether or not the desired design pattern has been obtained; and
a step (d) of locating a fault point and outputting the result.
1 Assignment
0 Petitions
Accused Products
Abstract
In the verification method of the present invention, a defect that is to cause a problem in fabrication is extracted from a mask pattern. The mask pattern is one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern. The verification method includes the steps of: determining the exposure dose in the photolithography process; simulating the photolithography process on a computer based on the determined exposure dose; checking whether or not the desired design pattern has been obtained; and locating a fault point and outputting the result.
-
Citations
43 Claims
-
1. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
a step (a) of determining the parameter in the photolithography process;
a step (b) of simulating the photolithography process on a computer based on the determined parameter;
a step (c) of checking whether or not the desired design pattern has been obtained; and
a step (d) of locating a fault point and outputting the result. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A circuit information extraction method as a method for extracting circuit information that imitates a semiconductor integrated circuit in its operation, using a mask pattern obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the method comprising the steps of:
-
a step (a) of determining the parameter in the photolithography process;
a step (b) of simulating the photolithography process on a computer based on the determined parameter;
a step (c) of extracting circuit information from a transferred image obtained from the result of the simulation; and
a step (d) of locating a fault point and outputting the result. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A circuit information extraction method as a method for extracting circuit information that imitates a semiconductor integrated circuit in its operation, the method comprising the steps of:
-
a step (a) of shrinking uniformly a mask pattern obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern;
a step (b) of determining the parameter in the photolithography process;
a step (c) of simulating the photolithography process for the mask pattern shrunk in the step (a) on a computer based on the determined parameter;
a step (d) of extracting circuit information from a transferred image obtained from the result of the simulation; and
a step (e) of locating a fault point and outputting the result. - View Dependent Claims (21, 22, 23, 24, 25, 26)
-
-
27. A parameter determination method as a method for determining for which region among regions on a silicon wafer a parameter in a photolithography process should be optimum when steps in the regions are different from each other, the method comprising the steps of:
-
holding the steps in the regions;
computing the average of the steps in the regions;
computing the variance of the steps in the regions; and
searching for an optimum parameter in the photolithography with which the number of defects is minimum based on the average of the steps in the regions and the variance of the steps in the regions. - View Dependent Claims (28, 29, 30)
-
-
31. A semiconductor device fabrication method, wherein a plurality of process management patterns are available in a semiconductor fabrication process, and
the process management pattern to be used is determined in advance based on the result of parameter simulation in a photolithography process.
-
35. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
simulating steps formed on a silicon wafer surface on a computer from a density distribution of a semiconductor circuit pattern on the silicon wafer surface;
holding values of the steps computed by the simulation as discrete values according to the density distribution of the semiconductor circuit pattern in the form of a table;
converting the values of the steps to size shift values of a semiconductor circuit pattern formed on a silicon wafer;
forming a semiconductor circuit pattern image from the result of the size conversion;
extracting circuit information from the semiconductor circuit pattern image; and
locating a fault point and outputting the result. - View Dependent Claims (36)
-
-
37. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
simulating steps formed on a silicon wafer surface on a computer from a density distribution of a semiconductor circuit pattern on the silicon wafer surface;
holding values of the steps computed by the simulation as discrete values according to the density distribution of the semiconductor circuit pattern in the form of a table;
converting the values of the steps to size shift values of a semiconductor circuit pattern formed on a silicon wafer;
forming a semiconductor circuit pattern image from the result of the size conversion;
simulating a defect factor occurring with a given probability in fabrication on a computer;
simulating the yield on a computer based on the semiconductor circuit pattern image and the simulation result of the defect factor; and
locating a fault point and outputting the result.
-
-
38. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
shrinking the mask pattern uniformly to form a semiconductor circuit pattern image; and
extracting circuit information from the semiconductor circuit pattern image. - View Dependent Claims (39)
-
-
40. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
simulating steps formed on a silicon wafer surface on a computer from a density distribution of a semiconductor circuit pattern on the silicon wafer surface;
holding values of the steps computed by the simulation as discrete values according to the density distribution of the semiconductor circuit pattern in the form of a table;
converting the values of the steps to size shift values of a semiconductor circuit pattern formed on a silicon wafer;
forming a first semiconductor circuit pattern image from the result of the size conversion;
shrinking the first semiconductor circuit pattern image uniformly to form a second semiconductor circuit pattern image;
extracting circuit information from the second semiconductor circuit pattern image;
simulating circuit operation using the circuit information; and
locating a fault point and outputting the result.
-
-
41. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
simulating steps formed on a silicon wafer surface on a computer from a density distribution of a semiconductor circuit pattern on the silicon wafer surface;
holding values of the steps computed by the simulation as discrete values according to the density distribution of the semiconductor circuit pattern in the form of a table;
converting the values of the steps to size shift values of a semiconductor circuit pattern formed on a silicon wafer;
forming a first semiconductor circuit pattern image from the result of the size conversion;
shrinking the first semiconductor circuit pattern image uniformly to form a second semiconductor circuit pattern image;
simulating a defect factor occurring with a given probability in fabrication on a computer;
simulating the yield on a computer based on the second semiconductor circuit pattern image and the simulation result of the defect factor; and
locating a fault point and outputting the result.
-
-
42. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
shrinking the mask pattern uniformly to form a semiconductor circuit pattern image;
extracting circuit information from the semiconductor circuit pattern image;
simulating circuit operation using the circuit information;
simulating the yield on a computer based on the simulation result of the circuit operation; and
locating a fault point and outputting the result.
-
-
43. A mask pattern verification method as a verification method of extracting from a mask pattern a defect that is to cause a problem in fabrication, the mask pattern being one obtained by deforming a mask pattern of a photomask used in a photolithography process so as to provide a transferred image close to a desired design pattern, the verification method comprising the steps of:
-
simulating steps formed on a silicon wafer surface on a computer from a density distribution of a semiconductor circuit pattern on the silicon wafer surface;
holding values of the steps computed by the simulation as discrete values according to the density distribution of the semiconductor circuit pattern in the form of a table;
converting the values of the steps to size shift values of a semiconductor circuit pattern formed on a silicon wafer;
forming a first semiconductor circuit pattern image from the result of the size conversion;
shrinking the first semiconductor circuit pattern image uniformly to form a second semiconductor circuit pattern image;
extracting circuit information from the second semiconductor circuit pattern image;
simulating circuit operation using the circuit information;
simulating the yield on a computer based on the simulation result of the circuit operation; and
locating a fault point and outputting the result.
-
Specification