Hybrid content addressable memory
First Claim
1. A hybrid content addressable memory array comprising:
- a first memory portion having a first type of content addressable memory cells arranged in rows and columns;
a second memory portion having a second type of content addressable memory cells arranged in rows and columns, the second type of content addressable memory cells being electrically coupled to the first type of content addressable memory cells.
3 Assignments
0 Petitions
Accused Products
Abstract
A CAM device memory array having different types of memory cells is disclosed. A CAM device memory array is subdivided into at least two different portions, where each portion uses only one particular type of CAM cell, and each portion is dedicated to storing a particular type of data. In particular, at least one portion consists of binary CAM cells and the other portion consists of ternary CAM cells. The portions can be partitioned along the row, or matchline, direction or along the bitline direction. Since particular data formats only require predefined bit positions of a word of data to be ternary in value, the remaining binary bit positions can be stored in binary CAM cells. Therefore, the CAM device memory array will occupy an overall area that is less than memory arrays of the same density consisting exclusively of ternary CAM cells.
-
Citations
23 Claims
-
1. A hybrid content addressable memory array comprising:
-
a first memory portion having a first type of content addressable memory cells arranged in rows and columns;
a second memory portion having a second type of content addressable memory cells arranged in rows and columns, the second type of content addressable memory cells being electrically coupled to the first type of content addressable memory cells. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A hybrid content addressable memory array comprising:
-
a first type of content addressable memory cells coupled to a logical matchline; and
a second type of content addressable memory cells coupled to the logical matchline. - View Dependent Claims (16, 17, 18, 19, 20)
-
-
21. A hybrid content addressable memory array comprising:
-
a first type of content addressable memory cells coupled to common searchlines; and
a second type of content addressable memory cells coupled to the common searchlines. - View Dependent Claims (22, 23)
-
Specification