System, method and device for real time control of processor
First Claim
1. A method comprising synchronizing interrupts of a processor with signals from a wireless link synchronization unit.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and device of synchronizing interrupts of a processor with, for example, signals from a synchronization unit such as, for example, a slot timer. In advance of the start of a slot as may, for example, be indicated by a signal from, for example, a slot timer, a state machine may schedule the function that will be permitted to interrupt a processor. Only the scheduled function may interrupt the processor during the slot. Time dependent functions that may be waiting to be processed may have to wait until the start of a next slot. Background functions that are too large to be processed within the time available in a slot may, for example, be divided into segments, each of such segments capable of being processed within the time available in a slot.
44 Citations
37 Claims
- 1. A method comprising synchronizing interrupts of a processor with signals from a wireless link synchronization unit.
- 6. A method comprising prohibiting interrupts of a processor during a slot other than interrupts by a command scheduled for processing during said slot.
- 16. A method comprising dividing a background function into segments, wherein each segment is capable of being processed by a processor to completion within a time period of a slot.
- 19. A method comprising delaying during a slot an interruption of a processor.
- 23. An article comprising a data storage unit having stored thereon instructions that when executed by a processor, result in synchronizing interrupts of a processor with timing signals from a wireless link synchronization unit.
-
26. A communication device comprising:
-
a dipole antenna; and
aa state machine to synchronize interrupts of a processor with timing signals from a wireless link synchronization unit. - View Dependent Claims (27, 28)
-
-
29. An apparatus comprising:
-
a host; and
a controller, said controller to prohibit interrupts of a processor during a slot other than by a command scheduled for processing during said slot. - View Dependent Claims (30, 31)
-
-
32. A system comprising
a network interface card; - and
a controller;
said controller to divide a background command into segments, each of said segments capable of being processed to completion by a processor within the time period of a slot. - View Dependent Claims (33, 34)
- and
- 35. A device comprising a controller to delay an interrupt of a processor during a slot.
Specification