Semiconductor memory device and semiconductor device and semiconductor memory device control method
First Claim
1. A semiconductor memory device comprising:
- a memory cell array having a plurality of memory cells arranged in an array from;
a word line driving circuit receiving a constant voltage that does not depend on a provided power supply voltage as a driving voltage and driving a selected word line by the constant voltage; and
a sense amplifier amplifying a high level voltage of a selected bit line to the power supply voltage.
3 Assignments
0 Petitions
Accused Products
Abstract
A cell core unit and its peripheral circuit are driven by a relatively low voltage power supply. A constant voltage that does not depend on the power supply voltage is provided as a boosted voltage (VBOOST) to be supplied to a control signal for a word line of the cell core unit. A sense amplifier amplifies a higher voltage level of a bit line to the power supply voltage. Then, a circuit for generating a signal for defining the transition timing and/or the pulse width of a control signal from the peripheral circuit to the cell core unit performs signal delay using a delay circuit having a characteristic in which a delay time thereof decreases with reduction of the provided power supply voltage.
-
Citations
51 Claims
-
1. A semiconductor memory device comprising:
-
a memory cell array having a plurality of memory cells arranged in an array from;
a word line driving circuit receiving a constant voltage that does not depend on a provided power supply voltage as a driving voltage and driving a selected word line by the constant voltage; and
a sense amplifier amplifying a high level voltage of a selected bit line to the power supply voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40)
-
-
41. A method of controlling a semiconductor memory device comprising a memory cell array having a plurality of memory cells arranged in an array form, a word line driving circuit for selecting a word line of said memory cell array, and a sense amplifier connected to bit lines, said method comprising the steps of:
-
generating a constant voltage that does not depend on a provided power supply voltage;
receiving by said word line driving circuit the generated constant voltage as a driving voltage for driving a selected word line by the constant voltage; and
amplifying by said sense amplifier a higher voltage level of a selected bit line to the power supply voltage. - View Dependent Claims (42, 43, 44, 45, 46, 47, 48)
-
-
49. A memory device, comprising:
-
a memory cell array including a plurality of memory cells;
a driver for driving a word line coupled to the selected memory cell;
a first control circuit for generating a control signal to control said driver; and
a sense amplifier for amplifying a voltage on a bit line coupled to the selected memory cell;
wherein said first control circuit has a first delay characteristic in which the higher a power supply voltage applied to the first control circuit becomes, the larger a delay time of the first control circuit becomes, while said sense amplifier has a second delay characteristic in which the higher a power supply voltage applied to said sense amplifier becomes, the smaller a delay time of the circuit becomes.
-
-
50. A memory device, comprising:
-
a memory cell array including a plurality of memory cells; and
a first control circuit for accessing a selected memory cell;
said first control circuit having a first delay characteristic in which the higher a power supply voltage applied to the first control circuit becomes, the larger a delay time of the first control circuit becomes. - View Dependent Claims (51)
-
Specification