×

Cyclic redundancy check modification for message length detection and error detection

  • US 20050257118A1
  • Filed: 05/13/2004
  • Published: 11/17/2005
  • Est. Priority Date: 05/13/2004
  • Status: Active Grant
First Claim
Patent Images

1. A method for a variable-length communications system, wherein messages to be transmitted are divided into variable-length message blocks, the method comprising:

  • providing a cyclic redundancy check (CRC) generating polynomial gl(x), wherein l is an integer and is the order of gl(x);

    providing a binary flip polynomial fl(x) having an order of l−

    1, wherein fl(x)=fl-1xl-1+fl-2xl-2+ . . . +f0; and

    encoding a message block M of a message to be transmitted, wherein M includes k binary bits, mk-1, mk-2, . . . , m0, and wherein encoding M includes generating a parity check bit stream P, wherein P includes l parity check bits, pl-1, pl-2, . . . , p0, such that gl(x)|(xlM(x)+P(x)), wherein M(x)=mk-1xk-1+mk-2xk-2+ . . . +m0, and P(x)=pl-1xl-1+pl-2xl-2+ . . . +p0, flipping the parity check bit stream P to generate a flipped parity check bit stream {overscore (P)} including l flipped parity check bits {overscore (pl-1)}, {overscore (pl-2)}, . . . , {overscore (p0)}, such that {overscore (pi-1)}=pl-1+fl-1, {overscore (pl-2)}=pl-2+fl-2, . . . , {overscore (p0)}=p0+f0, wherein “

    +”

    is a modulo-2 addition operation, and appending the flipped parity check bit stream {overscore (P)} to the end of message block M to create a concatenated bit stream C, such that C includes k+1 bits, mk-1, mk-2, . . . , m0, {overscore (pl-1)}, {overscore (pl-2)}, . . . , {overscore (p0)}.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×