Apparatus and method for reducing test resources in testing DRAMs
First Claim
Patent Images
1. A probe for testing a computer memory device, the probe comprising:
- a plurality of pins configured to positionally align with at least one memory device to be tested, the plurality of pins having a control pin configured to output to the at least one memory device a control signal having a precharge signal defined by a first portion of the control signal and a latch signal defined by a second portion of the control signal.
0 Assignments
0 Petitions
Accused Products
Abstract
An apparatus and a method are disclosed for reducing the pin driver count required for testing computer memory devices, specifically Rambus DRAM, while a die is on a semiconductor wafer. By reducing the pin count, more DRAMs can be tested at the same time, thereby reducing test cost and time. One preferred embodiment utilizes a trailing edge of a precharge clock to select a new active bank address, so that the address line required to select a new active address does not have to be accessed at the same time as the row lines.
22 Citations
27 Claims
-
1. A probe for testing a computer memory device, the probe comprising:
a plurality of pins configured to positionally align with at least one memory device to be tested, the plurality of pins having a control pin configured to output to the at least one memory device a control signal having a precharge signal defined by a first portion of the control signal and a latch signal defined by a second portion of the control signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
12. A wafer probe for testing a plurality of computer memory devices configured on a semiconductor wafer, the wafer probe comprising:
a plurality of pins having tip ends configured to positionally align with a plurality of memory devices to be tested, the plurality of pins having a control pin for each of the plurality of memory devices to be tested, wherein each control pin is configured to output to each of the memory devices to be tested a control signal having a precharge signal defined by a first portion of the control signal and a latch signal defined by a second portion of the control signal. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21)
-
22. An apparatus for testing a computer memory device, the apparatus comprising:
-
a probe having a plurality of pins configured to positionally align with a memory device to be tested, the plurality of pins having a control pin configured to output to the memory device a control signal having a precharge signal defined by a first portion of the control signal and a latch signal defined by a second portion of the control signal, wherein the plurality of pins further comprises address pins configured to output to the memory device address bits identifying at least one location within the memory device;
read circuitry configured to read data from the memory device, wherein the data is stored at the at least one location identified by the address bits; and
compare circuitry configured to compare the data read from the memory device with test data in order to test the integrity of the memory device. - View Dependent Claims (23, 24, 25, 26, 27)
-
Specification