Dynamic reconfiguration of a system monitor (DRPORT)
First Claim
Patent Images
1. A method of system monitoring, comprising:
- providing a system monitor having registers accessible via a reconfiguration port; and
dynamically reconfiguring at least one of the registers via the reconfiguration port to select a channel to be monitored by the system monitor.
1 Assignment
0 Petitions
Accused Products
Abstract
Method and apparatus for a dynamically reconfigurable system monitor (20) are described. A system monitor (20) has registers (206) accessible via a reconfiguration port (201). At least one of the registers may be dynamically reconfigured via the reconfiguration port (201) to select a channel to be monitored or to store an alarm value to be used in monitoring by the system monitor (20). Additionally, the system monitor (20) may be embedded in a columnar block architecture.
-
Citations
23 Claims
-
1. A method of system monitoring, comprising:
-
providing a system monitor having registers accessible via a reconfiguration port; and
dynamically reconfiguring at least one of the registers via the reconfiguration port to select a channel to be monitored by the system monitor. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of system monitoring, comprising:
-
providing a system monitor having registers accessible via a reconfiguration port; and
dynamically reconfiguring via the reconfiguration port the registers to store an alarm value to be used in monitoring by the system monitor. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. An integrated circuit having circuit blocks arranged in an array, comprising:
-
interconnect tiles disposed in a column;
a system monitor block disposed along a side of the column of interconnect tiles, the system monitor block including an analog block, a logic block, and a dynamically reconfigurable memory block;
the dynamically reconfigurable memory block disposed adjacent to a first portion of the interconnect tiles;
the logic block disposed adjacent to a second portion of the interconnect tiles; and
the analog block disposed adjacent to a third portion of the interconnect tiles. - View Dependent Claims (17, 18, 19, 20, 21, 22, 23)
-
Specification