Semiconductor test apparatus for simultaneously testing plurality of semiconductor devices
First Claim
1. A semiconductor test apparatus for simultaneously testing a plurality of semiconductor devices, comprising:
- a plurality of pattern generation boards for receiving a test program from an external server, generating a test pattern signal and an expected signal, transmitting the test pattern signal to the semiconductor devices, receiving a test pattern result signal from the semiconductor devices, comparing the test pattern result signal with the expected signal, generating a Direct Current (DC) test signal and a DC test expected signal for a DC test, transmitting the DC test signal to the semiconductor devices, and receiving a DC test result signal from the semiconductor devices, comparing the DC test result signal with the DC test expected signal;
a Device Under Test (DUT) board including a plurality of sockets for connection to the semiconductor devices and a plurality of connectors for connection to the pattern generation boards, the DUT board receiving the test pattern signal or the DC test signal from the pattern generation boards, transmitting the test pattern signal or DC test signal to the semiconductor devices, receiving the test pattern result signal or DC test result signal from the semiconductor devices, and transmitting the test pattern result signal or DC test result signal to the pattern generation boards;
a backplane board including a plurality of connectors for connection to the plurality of pattern generation boards, the backplane board mechanically supporting the pattern generation boards, the backplane board including a communication interface unit for connection to the external server; and
a power supply unit for mechanically supporting the backplane board and supplying power to the backplane board.
1 Assignment
0 Petitions
Accused Products
Abstract
Disclosed herein is a semiconductor test apparatus for simultaneously testing a plurality of semiconductor devices. The semiconductor test apparatus includes a plurality of pattern generation boards, a DUT board, a backplane board, and a power supply unit. The pattern generation boards receive a test program, generate a test pattern signal and an expected signal, transmit the test pattern signal to the semiconductor devices, receive a test pattern result signal, compare the test pattern result signal with the expected signal, generate a Direct Current (DC) test signal and a DC test expected signal, transmit the DC test signal to the semiconductor devices, receive a DC test result signal and compare the DC test result signal with the DC test expected signal. The DUT board includes a plurality of sockets for connection to the semiconductor devices and a plurality of connectors for connection to the pattern generation boards. The DUT board receives the test pattern signal or the DC test signal, transmits the received signal to the semiconductor devices, receives the test pattern result signal or DC test result signal and transmits the received signal to the pattern generation boards. The backplane board includes a plurality of connectors for connection to the plurality of pattern generation boards and a communication interface unit, and mechanically supports the pattern generation boards. The power supply unit mechanically supports the backplane board and supplies power to the backplane board.
-
Citations
8 Claims
-
1. A semiconductor test apparatus for simultaneously testing a plurality of semiconductor devices, comprising:
-
a plurality of pattern generation boards for receiving a test program from an external server, generating a test pattern signal and an expected signal, transmitting the test pattern signal to the semiconductor devices, receiving a test pattern result signal from the semiconductor devices, comparing the test pattern result signal with the expected signal, generating a Direct Current (DC) test signal and a DC test expected signal for a DC test, transmitting the DC test signal to the semiconductor devices, and receiving a DC test result signal from the semiconductor devices, comparing the DC test result signal with the DC test expected signal;
a Device Under Test (DUT) board including a plurality of sockets for connection to the semiconductor devices and a plurality of connectors for connection to the pattern generation boards, the DUT board receiving the test pattern signal or the DC test signal from the pattern generation boards, transmitting the test pattern signal or DC test signal to the semiconductor devices, receiving the test pattern result signal or DC test result signal from the semiconductor devices, and transmitting the test pattern result signal or DC test result signal to the pattern generation boards;
a backplane board including a plurality of connectors for connection to the plurality of pattern generation boards, the backplane board mechanically supporting the pattern generation boards, the backplane board including a communication interface unit for connection to the external server; and
a power supply unit for mechanically supporting the backplane board and supplying power to the backplane board. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification