Simultaneous external read operation during internal programming in a flash memory device
First Claim
1. A system for performing a simultaneous external read operation during internal programming in a memory device, comprising:
- a storage means for storing data randomly, said storage means including a source memory location, a destination memory location, a data register, and a cache register, said data register configured to simultaneously write data to said destination memory location and to said cache register, said source memory location and said destination memory location operable to communicate electronically with said data register, said data register additionally operable to communicate electronically with said cache register; and
a verification means for verifying accuracy of any data received through electrical communication with said storage means, said verification means additionally configured to provide for error correction of said data if said data is inaccurate.
1 Assignment
0 Petitions
Accused Products
Abstract
A system and method for performing a simultaneous external read operation during internal programming of a memory device is described. The memory device is configured to store data randomly and includes a source location, a destination location, a data register, and a cache register. The data register is configured to simultaneously write data to the destination and to the cache register. The system further includes a processing device (e.g., a microprocessor or microcontroller) for verifying an accuracy of any data received through electrical communication with the memory device. The processing device is additionally configured to provide for error correction if the received data is inaccurate, add random data to the data, if required, and then transfer the error-corrected and/or random data modified data back to the destination location.
136 Citations
25 Claims
-
1. A system for performing a simultaneous external read operation during internal programming in a memory device, comprising:
-
a storage means for storing data randomly, said storage means including a source memory location, a destination memory location, a data register, and a cache register, said data register configured to simultaneously write data to said destination memory location and to said cache register, said source memory location and said destination memory location operable to communicate electronically with said data register, said data register additionally operable to communicate electronically with said cache register; and
a verification means for verifying accuracy of any data received through electrical communication with said storage means, said verification means additionally configured to provide for error correction of said data if said data is inaccurate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method for performing a simultaneous external read operation during internal programming in a memory device, comprising:
-
copying original data stored at a source address location in said memory device to a data register; and
mirroring said original data copied to said data register while simultaneously copying said original data from said data register to a cache register and to a destination location. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. A system for performing a simultaneous external read operation during internal programming in a memory device, comprising:
-
a memory device for storing data randomly, said memory device including a source memory location, a destination memory location, a data register, and a cache register, said data register configured to simultaneously write data to said destination memory location and to said cache register, said source memory location and said destination memory location operable to communicate electronically with said data register, said data register additionally operable to communicate with said cache register; and
a processing device for verifying accuracy of any data received through electrical communication with said memory device, said processing device additionally configured to provide for error correction of said data if said data is inaccurate. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25)
-
Specification