Decoder for H.264/AVC video
First Claim
Patent Images
1. A method of decoding a H.264/AVC-type bitstream, comprising:
- (a) truncating a constant clock rate, an initial coded picture buffer removal delay, a time scale, and a number of units in a clock tick; and
(b) computing a decoded picture buffer output timestamp using the results of step (a);
(c) wherein said truncating of a constant clock rate and said truncating of an initial coded picture buffer removal delay are both by a first bit shift, and wherein said truncating of a time scale and said truncating a number of units in a clock tick are both by a second bit shift.
1 Assignment
0 Petitions
Accused Products
Abstract
A 16-bit fixed-point arithmetic version of the hypothetical reference decoder (HRD) of Annex C of the H.264 standard is derived by modification of the 32-bit floating point timestamps.
125 Citations
3 Claims
-
1. A method of decoding a H.264/AVC-type bitstream, comprising:
-
(a) truncating a constant clock rate, an initial coded picture buffer removal delay, a time scale, and a number of units in a clock tick; and
(b) computing a decoded picture buffer output timestamp using the results of step (a);
(c) wherein said truncating of a constant clock rate and said truncating of an initial coded picture buffer removal delay are both by a first bit shift, and wherein said truncating of a time scale and said truncating a number of units in a clock tick are both by a second bit shift. - View Dependent Claims (2, 3)
-
Specification