Local sense amplifier in memory device
First Claim
Patent Images
1. A local sense amplifier comprising:
- at least one switching device that is turned on by an operational control signal that is at a first logical level to couple at least one local I/O line to at least one global I/O line;
wherein the operational control signal is at the first logical level simultaneously with a column select line signal; and
signal lines that are disposed to be parallel and that transmit the operational control signal and the column select line signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory device includes a decoder that sets an operational control signal and a column select line signal at a first logical level simultaneously. In addition, a local sense amplifier has at least one switching device that is turned on by the operational control signal that is at the first logical level to couple at least one local I/O line to at least one global I/O line. Furthermore, signal lines, that are disposed to be parallel, transmit the operational control signal and the column select line signal from the decoder.
-
Citations
20 Claims
-
1. A local sense amplifier comprising:
-
at least one switching device that is turned on by an operational control signal that is at a first logical level to couple at least one local I/O line to at least one global I/O line;
wherein the operational control signal is at the first logical level simultaneously with a column select line signal; and
signal lines that are disposed to be parallel and that transmit the operational control signal and the column select line signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A memory device comprising:
-
a decoder that sets an operational control signal and a column select line signal at a first logical level simultaneously;
a local sense amplifier including at least one switching device that is turned on by the operational control signal that is at the first logical level to couple at least one local I/O line to at least one global I/O line; and
signal lines that are disposed to be parallel and that transmit the operational control signal and the column select line signal from the decoder. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A memory device comprising:
-
a decoder that sets an operational control signal and a column select line signal at a first logical level simultaneously;
signal lines that are disposed to be parallel and that transmit the operational control signal and the column select line signal from the decoder; and
means for coupling at least one local I/O line to at least one global I/O line when the operational control signal is at the first logical level for a read/write operation. - View Dependent Claims (19, 20)
-
Specification