Power management coordination in multi-core processors
First Claim
1. A processor comprising:
- a plurality of cores to issue a corresponding plurality of operating requirements; and
coordination logic coupled to the plurality of cores, the coordination logic to coordinate a shared resource setting of the plurality of cores with the plurality of operating requirements.
2 Assignments
0 Petitions
Accused Products
Abstract
Systems and methods of managing power provide for issuing a first operating requirement from a first processor core and issuing a second operating requirement from a second processor core. In one embodiment, the operating requirements can reflect either a power policy or a performance policy, depending upon the factor that is currently most important to software. Hardware coordination logic is used to coordinate a shared resource setting with the operating requirements. The hardware coordination logic is also able to coordinate the shared resource setting with independent resource settings of the first and second processor cores based on the operating requirements.
-
Citations
33 Claims
-
1. A processor comprising:
-
a plurality of cores to issue a corresponding plurality of operating requirements; and
coordination logic coupled to the plurality of cores, the coordination logic to coordinate a shared resource setting of the plurality of cores with the plurality of operating requirements. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method comprising:
-
issuing a plurality of operating requirements from a corresponding plurality of processor cores; and
coordinating a shared resource setting of the plurality of processor cores with the plurality of operating requirements. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A system comprising:
-
a clock source having a shared frequency setting; and
a processor coupled to the clock source, the processor having a plurality of cores to issue a corresponding plurality of operating requirements and coordination logic coupled to the plurality of cores, the coordination logic to coordinate a shared frequency setting of the plurality of cores with the plurality of operating requirements. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30)
-
-
31. A method comprising:
-
issuing a first operating requirement from a first processor core;
issuing a second operating requirement from a second processor core;
translating the first operating requirement into a first target value;
translating the second operating requirement into a second target value;
comparing the first operating requirement to the second operating requirement;
selecting the second target value as a shared resource setting if the second operating requirement is greater than the first operating requirement;
selecting an adjusted value for an independent resource setting that enables the first operating requirement to be satisfied;
issuing a modified operating requirement from the second processor core;
adjusting the shared resource setting based on the modified operating requirement; and
adjusting the independent resource setting based on the adjusted shared resource setting. - View Dependent Claims (32, 33)
-
Specification