Row decoder for NAND memories

• US 20060050575A1
• Filed: 08/11/2005
• Published: 03/09/2006
• Est. Priority Date: 08/11/2004
• Status: Active Grant

• Current Assignee: Micron Technology, Inc.
• Original Assignee: Hynix Semiconductor Incorporated (SK Hynix Inc.), STMicroelectronics SRL (STMicroelectronics NV)
• Inventors: Mastrangelo, Raffaele, Borromeo, Carlo
• Granted Patent: US 7,180,786 B2
• Time in Patent Office: Days
• US Class Current: 365/199
• CPC Class Codes: G11C 16/0483 comprising cells having several storage transistors connected in series
• CPC Class Codes: G11C 16/08 Address circuits; Decoders; Word-line control circuits
• CPC Class Codes: G11C 8/10 Decoders

Abstract

A row decoder for an electrically programmable NAND memory further includes a first means for keeping at least a control node of an addressed memory block charged at a select voltage. A second means decouples all select lines from a global select line. A third means provides an access voltage to the select line corresponding to an addressed memory block for enabling respective access elements and for providing an access inhibition voltage to the select lines corresponding to a non-addressed memory block. The first, second and third means are activatable in a testing operation.

Claims

1. A row decoder for an electrically programmable NAND memory including an array of a plurality of memory cells arranged in a plurality of rows, said memory cells being grouped into a plurality of memory blocks each one including a plurality of strings of memory cells, and each string including at least one access element for coupling the string to a respective bit line, the access elements of the strings of a respective memory block being controlled by a respective select line, the row decoder including:

a global select line selectively couplable to the select line corresponding to an addressed memory block;

switching means for each memory block for selectively coupling the global select line to the select line, the switching means having a respective control node; and

precharging means for precharging to a select voltage the control nodes, the precharging means being activatable in a testing operation for precharging all the control nodes to the select voltage adapted to cause the coupling of the global select line to the select lines,

wherein the row decoder further includes;

first means for keeping at least the control node of the addressed memory block charged at said select voltage;

second means for decoupling all the select lines from the global select line; and

third means for providing an access voltage to the select line corresponding to the addressed memory block for enabling the respective access elements and for providing an access inhibition voltage to the select lines corresponding to the non-addressed memory block, the first, second and third means being activatable in the testing operation.

2. The row decoder according to claim 1, wherein the testing operation is an operation requiring an activation time of the switching means longer than a typical activation time during read or write operations.

3. The row decoder according to claim 2, wherein the testing operation is an operation of direct memory access to a memory cell.

4. The row decoder according to claim 1, including an address decoder for decoding a memory block address corresponding to a desired memory block and for generating a memory block select signal for each memory block, wherein the third means are adapted to exploiting the memory block selection signals for providing the access voltage and the access inhibition voltage.

5. The row decoder according to claim 4, wherein the third means includes means activatable in the direct memory access operation are adapted to deriving said access voltage and said access inhibition voltage from the memory block select signals.

6. The row decoder according to claim 1, wherein the third means includes means (PT) for selectively coupling the select signal with the select line.

7. In an electrically programmable NAND memory including an array of a plurality of memory cells arranged in a plurality of rows, said memory cells being grouped into a plurality of memory blocks each one including a plurality of strings of memory cells, and each string including at least one access element for coupling the string to a respective bit line, the access elements of the strings of a respective memory block being controlled by a respective select line, a global select line selectively couplable to the select line corresponding to an addressed memory block, switching means for each memory block for selectively coupling the global select line to the select line, the switching means having a respective control node, and means for precharging to a select voltage the control nodes,

a method of testing a memory cell including precharging all the control nodes to the select voltage adapted to cause the coupling of the global select line to the select line,

wherein the method further includes:

keeping at least the control node of the addressed memory block charged at said selection voltage;

decoupling all the select lines from the global select line;

providing an access voltage to the select line corresponding to the addressed memory block for enabling the respective access elements; and

providing an access inhibition voltage to the select lines corresponding to the non-addressed memory block.

8. The method according to claim 7, including an operation requiring an activation time of the switching means longer than a typical activation time during read or write operations.

9. The method according to claim 8, including an operation of direct memory access to a memory cell.

10. The method according to claim 7, further including:

decoding a memory block address corresponding to a desired memory block; and

generating a memory block select signal for each memory block,

wherein said providing the access voltage and the access inhibition voltage comprises exploiting the memory block selection signals.

11. The method according to claim 7, wherein the memory block selection signal corresponding to an addressed memory block takes the value of the access voltage and the memory block selection signal corresponding to a not-addressed memory block takes the value of the access inhibition voltage.

12. A row decoder for an electrically programmable NAND memory including an array of memory cells arranged rows and columns, each memory cell in a given column being associated with a corresponding bit line and the memory cells being grouped into a plurality of memory blocks, each block including a plurality of strings of memory cells with each string including a plurality of memory cells associated with the corresponding bit line and at least one access element for coupling the string to the bit line, each access element of each string being adapted to receive a respective select signal from the row decoder, the row decoder comprising:

a plurality of first pass switching circuits, each first pass switching circuit being associated with a corresponding memory block and each pass switching circuit having a control node adapted to receive a block enable signal, an output node coupled to the access elements of the strings in the block, and having an input node;

a plurality of second pass switching circuits, each second pass switching circuit being associated with a corresponding memory block and having a control node adapted to receive an enable signal, an output node coupled to input node of the corresponding first pass switching circuit, and having an input node adapted to receive a global selection signal;

a plurality of third pass switching circuits, each third pass switching circuit being associated with a corresponding memory block and having a control node adapted to receive a test mode enable signal, an output node coupled to input node of the corresponding first pass switching circuit, and having an input node adapted to receive a test activation signal; and

a plurality of precharge control circuits, each precharge control circuit being associated with a corresponding memory block and adapted to receive a corresponding block selection signal and to receive a precharge signal and a discharge signal, and each precharge control circuit coupled to the control node of the corresponding first pass switching circuit to apply the block enable signal, coupled to the input node of the corresponding third pass switching circuit to apply the test activation signal.

13. The row decoder of claim 12 wherein each of the pass switching circuits comprises an NMOS transistor.

14. The row decoder of claim 12 further comprising a word line decoder coupled to the input nodes of the second pass switching circuits and adapted to receive a row portion of an input address, and the row decoder operable to decode the row portion and activate global word line signals applied to the blocks of memory cells responsive to the decoded row portion and operable to active the global selection signal applied to second pass switching circuits.

15. The row decoder of claim 14 further comprising a block decoder coupled to each of the precharge control circuits and the block decoder adapted to receive a block portion of the input address and wherein the block decoder activates the block selection signal applied to the one of the precharge control circuits corresponding to block portion of the input address.

16. The row decoder of claim 12 wherein the test mode enable signal is activate during a DMA test mode of operation of the decoder.

17. An electronic device, comprising:

an electronic subsystem including an electrically programmable NAND memory including an array of memory cells arranged rows and columns, each memory cell in a given column being associated with a corresponding bit line and the memory cells being grouped into a plurality of memory blocks, each block including a plurality of strings of memory cells with each string including a plurality of memory cells associated with the corresponding bit line and at least one access element for coupling the string to the bit line, each access element of each string being adapted to receive a respective select signal from the row decoder;

a row decoder including,

a plurality of first pass switching circuits, each first pass switching circuit being associated with a corresponding memory block and each pass switching circuit having a control node adapted to receive a block enable signal, an output node coupled to the access elements of the strings in the block, and having an input node;

a plurality of second pass switching circuits, each second pass switching circuit being associated with a corresponding memory block and having a control node adapted to receive an enable signal, an output node coupled to input node of the corresponding first pass switching circuit, and having an input node adapted to receive a global selection signal;

a plurality of third pass switching circuits, each third pass switching circuit being associated with a corresponding memory block and having a control node adapted to receive a test mode enable signal, an output node coupled to input node of the corresponding first pass switching circuit, and having an input node adapted to receive a test activation signal; and

a plurality of precharge control circuits, each precharge control circuit being associated with a corresponding memory block and adapted to receive a corresponding block selection signal and to receive a precharge signal and a discharge signal, and each precharge control circuit coupled to the control node of the corresponding first pass switching circuit to apply the block enable signal, coupled to the input node of the corresponding third pass switching circuit to apply the test activation signal.

18. The electronic device of claim 17 wherein the electronic subsystem comprises a digital camera.

19. A method of testing memory cells in an electrically programmable NAND memory including an array of memory cells arranged rows and columns, each memory cell in a given column being associated with a corresponding bit line and the memory cells being grouped into a plurality of memory blocks, each block including a plurality of strings of memory cells with each string including a plurality of memory cells associated with the corresponding bit line and at least one access element for coupling the string to the bit line, each access element of each string being adapted to receive a respective select signal on an input node, and including a pass circuit coupled to the input node of each access element and having control nodes, the method comprising:

precharging the control nodes of all pass circuits to a select voltage adapted to cause the coupling of a global select signal to the input node of each access element;

driving at least the control node of the pass circuit associated with an addressed memory block at the select voltage;

isolating all the select lines from receiving the global select signal;

providing an access voltage through the pass circuit corresponding to the addressed memory block to the select line for enabling the respective access elements in that block; and

providing an access inhibition voltage through the pass circuits for all non-addressed memory blocks to the select lines for these non-addressed memory blocks.

20. The method of claim 19 wherein driving at least the control node of the pass circuit associated with an addressed memory block at the select voltage occurs for a time longer than is required during normal read and write operations of the memory.