Wireless node providing improved battery power consumption and system employing the same
First Claim
1. A wireless node comprising:
- a processor comprising a sleep routine, a wakeup routine and an output;
a wireless transceiver comprising an input electrically connected to said output; and
a battery structured to power said processor and said wireless transceiver, wherein said sleep routine is structured to output a signal on said output to power down said wireless transceiver through said input and place said processor in a sleep mode, in order to minimize power consumption from said battery by said processor and said wireless transceiver, and wherein said wakeup routine is structured to remove said processor from said sleep mode independent of said wireless receiver.
1 Assignment
0 Petitions
Accused Products
Abstract
A system includes fobs and sensors each of which has a wireless transceiver, a processor and a battery powering the transceiver and processor. A server includes a processor and wireless transceiver, both of which are mains-powered. A fob processor timer repetitively causes its processor to enter a normal mode from a sleep mode, cause the transceiver to enter a powered state from a reduced power state, and send a wireless message from its transceiver to the server transceiver to request data therefrom. A sensor processor timer repetitively causes its processor to enter a normal mode from a sleep mode, cause the transceiver to enter a powered state from a reduced power state, read an analog or digital input, and send a wireless message based upon the read input from its transceiver to the server transceiver to provide data thereto. Each of the timers times asynchronously with respect to other timers.
-
Citations
26 Claims
-
1. A wireless node comprising:
-
a processor comprising a sleep routine, a wakeup routine and an output;
a wireless transceiver comprising an input electrically connected to said output; and
a battery structured to power said processor and said wireless transceiver, wherein said sleep routine is structured to output a signal on said output to power down said wireless transceiver through said input and place said processor in a sleep mode, in order to minimize power consumption from said battery by said processor and said wireless transceiver, and wherein said wakeup routine is structured to remove said processor from said sleep mode independent of said wireless receiver. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A wireless node comprising:
-
a processor comprising a normal mode, a sleep mode and a display;
a wireless transceiver comprising a powered state and a reduced power state; and
a battery structured to power said processor and said wireless transceiver, wherein said processor is structured to cause said wireless transceiver to enter said reduced power state from said powered state before said processor enters said sleep mode from said normal mode, and wherein said processor is further structured to cause said wireless transceiver to enter said powered state from said reduced powered state after said processor enters said normal mode from said sleep mode. - View Dependent Claims (19, 20, 21)
-
-
22. A wireless node comprising:
-
a processor comprising a normal mode, a sleep mode, a wakeup routine, and an analog or digital input;
a wireless transceiver comprising a powered state and a reduced power state; and
a battery structured to power said processor and said wireless transceiver, wherein said processor is structured to cause said wireless transceiver to enter said reduced power state from said powered state before said processor enters said sleep mode from said normal mode, wherein said wakeup routine is structured to remove said processor from said sleep mode independent of said wireless receiver, and wherein said processor is further structured to cause said wireless transceiver to enter said powered state from said reduced powered state after said processor enters said normal mode from said sleep mode. - View Dependent Claims (23, 24, 25)
-
-
26. A system comprising:
-
at least one fob comprising;
a first wireless transceiver, a first processor including a first timer, a normal mode, a sleep mode and a display, and a first battery structured to power said first wireless transceiver and said first processor;
at least one sensor comprising;
a second wireless transceiver, a second processor including a second timer, a normal mode, a sleep mode, and an analog or digital input, and a second battery structured to power said second wireless transceiver and said second processor; and
a server comprising a third processor and a third wireless transceiver, said third processor and said third wireless transceiver being mains-powered, wherein said first timer of a corresponding one of said at least one fob is structured to repetitively cause said first processor to enter said normal mode from said sleep mode, cause said first wireless transceiver to enter said powered state from said reduced power state, and send a first wireless message from said first wireless transceiver to said third wireless transceiver to request first data from said server, wherein said second timer of a corresponding one of said at least one sensor is structured to repetitively cause said second processor to enter said normal mode from said sleep mode, cause said second wireless transceiver to enter said powered state from said reduced power state, read said analog or digital input, and send a second wireless message based upon said read analog or digital input from said second wireless transceiver to said third wireless transceiver to provide second data to said server, and wherein each of said first timer and said second timer times asynchronously with respect to the other ones of said first and second timers.
-
Specification