Homodyne RFID receiver and method

• US 20060111051A1
• Filed: 11/19/2004
• Published: 05/25/2006
• Est. Priority Date: 11/19/2004
• Status: Active Grant

• Current Assignee: 3M Innovative Properties Company (3M Company)
• Original Assignee: Sirit Technologies, Inc.
• Inventors: d'Hont, Loek J., Barink, Bernard
• Granted Patent: US 7,366,465 B2
• Time in Patent Office: Days
• US Class Current: 455/70
• CPC Class Codes: G06K 7/0008 General problems related to the reading of electronic memory record carriers, independent of its reading method, e.g. power transfer

Abstract

An RFID circuit comprises an RF carrier signal source, and a hybrid coupled thereto operable to generate first, second and third phase-shifted RF carrier signals. The circuit further comprises first, second, and third mixers coupled to the hybrid each operable to multiply one of the first, second and third respective carrier signals and a backscattered modulated carrier signal and generate first, second and third baseband signals, respectively. The circuit further comprises first, second, and third delay lines respectively coupled to the first, second, and third mixers and operable to generate first, second and third delayed baseband signals. The circuit further comprises logic coupled to the first, second, and third mixers and the first, second, and third delay lines and operable to detect substantially simultaneous data transitions in at least two of the first, second, and third baseband signals, and generating a reconstructed signal having a data transition in response thereto.

Claims

1. An RFID circuit, comprising:

an RF carrier signal source;

a hybrid coupled to the RF carrier signal source operable to generate first, second and third phase-shifted RF carrier signals;

first, second, and third mixers coupled to the hybrid each operable to multiply one of the first, second and third respective carrier signals and a backscattered modulated carrier signal and generate first, second and third baseband signals, respectively;

first, second, and third delay lines respectively coupled to the first, second, and third mixers and operable to generate first, second and third delayed baseband signals; and

logic coupled to the first, second, and third mixers and the first, second, and third delay lines and operable to detect substantially simultaneous data transitions in at least two of the first, second, and third baseband signals, and generating a reconstructed signal having a data transition in response thereto.

2. The RFID circuit of claim 1, wherein the logic comprises:

first, second, and third data flip-flops coupled to the first, second, and third mixers and operable to generate clock-synchronized first, second and third baseband signals, respectively;

first, second, and third exclusive-OR gates coupled to the first, second, and third delay lines respectively to the first, second, and third data flip-flops;

a majority logic module coupled to outputs of the first, second, and third exclusive-OR gates and operable to detect a data transition in at least two of the first, second, and third baseband signals during a predetermined time window; and

a transition flip-flop coupled to the majority logic module and operable to generate a data transition in the reconstructed signal in response to a transition detection output from the majority logic module.

3. The RFID circuit of claim 1, wherein the hybrid is operable to generate 0 degree, 120 degree, and 240 degree phase-shifted RF carrier signals.

4. The RFID circuit of claim 1, wherein the hybrid is operable to generate 0 degree, 60 degree, and 120 degree phase-shifted RF carrier signals.

5. The RFID circuit of claim 1, wherein the hybrid is operable to generate three phase-shifted RF carrier signals where the phase difference between any two have a minimum difference of 0 to 180 degrees.

6. The RFID circuit of claim 1, further comprising first, second, and third amplifiers respectively coupled to the first, second, and third mixers and operable to amplify the first, second, and third baseband signals.

7. The RFID circuit of claim 1, further comprising first, second, and third data slicers respectively coupled to the first, second, and third mixers and operable to generate first, second, and third digital baseband signals corresponding to the first, second, and third baseband signals.

8. The RFID circuit of claim 1, wherein the first, second, and third delay lines are operable to define time windows during which substantially simultaneous data transitions in the first, second, and third baseband signals may be detected.

9. The RFID circuit of claim 1, wherein the first, second, and third delay lines are operable to define successive overlapping time windows during which substantially simultaneous data transitions in the first, second, and third baseband signals may be detected.

10. The RFID circuit of claim 1, further comprising:

an information signal source;

a transmitter receiving the RF carrier signal and the information signal and operable to modulate the RF carrier signal according to the information signal; and

an antenna transmitting the modulated RF carrier signal.

11. The RFID circuit of claim 10, further comprising a splitter coupled to the RF carrier signal source and operable to pass the RF carrier signal to the hybrid and the transmitter.

12. A method comprising:

generating a carrier signal;

receiving a modulated carrier signal;

multiplying the received modulated carrier signal and first, second, and third phase-shifted carrier signals and generating first, second, and third baseband signals, respectively;

detecting substantially simultaneous data transitions in at least two of the first, second, and third baseband signals, and generating a reconstructed signal having a data transition in response thereto.

13. The method of claim 12, wherein detecting substantially simultaneous data transitions comprises defining a time window during which data transitions are detected.

14. The method of claim 12, wherein detecting substantially simultaneous data transitions comprises defining successive overlapping time windows where substantially simultaneous data transitions occur in successive time windows.

15. The method of claim 12, wherein detecting substantially simultaneous data transition comprises:

delaying each of the first, second, and third baseband signals;

generating an exclusive-OR output of each of the delayed first, second, and third baseband signals and respective first, second, and third baseband signals; and

detecting whether at least two of the exclusive-OR outputs are high.

16. The method of claim 12, further comprising generating only one data transition in the reconstructed signal in response to detecting substantially simultaneous data transitions in at least two of the first, second, and third baseband signals.

17. The method of claim 12, further comprising generating first, second, and third digital baseband signals corresponding to first, second, and third baseband signals.

18. The method of claim 12, further comprising generating 0 degree, 120 degree, and 240 degree phase-shifted RF carrier signals.

19. The method of claim 12, further comprising generating 0 degree, 60 degree, and 120 degree phase-shifted RF carrier signals.

20. The method of claim 12, further comprising removing unwanted signals from the received modulated carrier signal.

21. An RFID device comprising:

means for generating a carrier signal;

means for receiving a modulated carrier signal;

means for multiplying the received modulated carrier signal and first, second, and third phase-shifted carrier signals and generating first, second, and third baseband signals, respectively; and

means for detecting substantially simultaneous data transitions in at least two of the first, second, and third baseband signals, and generating a reconstructed signal having a data transition in response thereto.

22. The RFID device of claim 21, wherein the means for detecting comprises:

means for generating clock-synchronized first, second and third baseband signals, respectively;

first, second, and third exclusive-OR gates coupled to the first, second, and third delay lines respectively to the first, second, and third data flip-flops;

logic means, coupled to outputs of the first, second, and third exclusive-OR gates, for detecting a data transition in at least two of the first, second, and third baseband signals during a predetermined time window; and

means for generating a data transition in the reconstructed signal in response to a transition detection output from the logic means.

23. The RFID device of claim 21, further comprising means for generating 0 degree, 120 degree, and 240 degree phase-shifted RF carrier signals.

24. The RFID device of claim 21, further comprising means for generating 0 degree, 60 degree, and 120 degree phase-shifted RF carrier signals.

25. The RFID device of claim 21, further comprising first, second, and third data slicers respectively coupled to the means for multiplying and operable to generate first, second, and third digital baseband signals corresponding to the first, second, and third baseband signals.

26. The RFID device of claim 21, further comprising first, second, and third delay lines operable to define time windows during which substantially simultaneous data transitions in the first, second, and third baseband signals may be detected.

27. The RFID device of claim 21, further comprising first, second, and third delay lines operable to define successive overlapping time windows during which substantially simultaneous data transitions in the first, second, and third baseband signals may be detected.

28. The RFID device of claim 21, further comprising:

means for generating an information signal;

means for receiving the RF carrier signal and the information signal and modulating the RF carrier signal according to the information signal; and

means for transmitting the modulated RF carrier signal.