Three-dimensional device fabrication method
3 Assignments
0 Petitions
Accused Products
Abstract
A method is described for fabricating a three-dimensional integrated device including a plurality of vertically stacked and interconnected wafers. Wafers (1, 2, 3) are bonded together using bonding layers (26, 36) of thermoplastic material such as polyimide; electrical connections are realized by vias (12, 22) in the wafers connected to studs (27, 37). The studs connect to openings (13, 23) having a lateral dimension larger than that of the vias at the front surfaces of the wafers. Furthermore, the vias in the respective wafers need not extend vertically from the front surface to the back surface of the wafers. A conducting body (102) provided in the wafer beneath the device region and extending laterally, may connect the via with the matallized opening (103) in the back surface. Accordingly, the conducting path through the wafer may be led underneath the devices thereof. Additional connections may be made between openings (113) and studs (127) to form vertical heat conduction pathways between the wafers.
342 Citations
28 Claims
-
1-14. -14. (canceled)
-
15. A method for fabricating a three-dimensional integrated device including a plurality of vertically stacked and interconnected wafers, the method comprising the steps of:
-
providing a first wafer having a front surface and a back surface, the first wafer having devices formed in a region adjacent to the front surface thereof;
forming a via in the first wafer extending from the front surface, the via being characterized by a lateral dimension at the front surface;
removing material from the first wafer at the back surface thereof;
forming an opening in the back surface of the first wafer, thereby exposing the via, the opening having a lateral dimension greater than said lateral dimension of the via;
forming a layer of conducting material in said opening;
providing a second wafer having a front surface and a back surface, the second wafer having devices formed therein adjacent to the front surface thereof;
forming a stud on the front surface of the second wafer;
forming a layer of bonding material on the front surface of the second wafer, the studs projecting vertically therefrom;
aligning the stud to the opening in the back surface of the first wafer; and
bonding the second wafer to the first wafer using the layer of bonding material, so that the stud makes electrical contact with the via. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)
-
Specification