2D/3D line rendering using 3D rasterization algorithms

0Associated
Cases 
0Associated
Defendants 
0Accused
Products 
118Forward
Citations 
0
Petitions 
1
Assignment
First Claim
1. A computer readable media embodying a method to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms, the method comprising:
 receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive; and
rendering the isosceles triangle primitive using three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.
1 Assignment
0 Petitions
Accused Products
Abstract
This patent discloses a system and method to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms. In one embodiment, a three dimensional (3D) graphics accelerator may receive data. The data may define three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive. Attributes K2=(K0+K1)/2 and coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive. Coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive. The isosceles triangle primitive may be rendered using the three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.
122 Citations
Intelligent rendering of information in a limited display environment  
Patent #
US 7,877,703 B1
Filed 09/14/2005

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Flexible billing architecture  
Patent #
US 8,010,082 B2
Filed 10/19/2005

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Managing usertouser contact with inferred presence information  
Patent #
US 8,069,166 B2
Filed 02/27/2006

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Multiple data store authentication  
Patent #
US 8,064,583 B1
Filed 09/21/2006

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

DRAWING DEVICE  
Patent #
US 20100141649A1
Filed 10/09/2009

Current Assignee
Fujitsu Limited

Sponsoring Entity
Fujitsu Limited

Crossplatform event engine  
Patent #
US 7,752,633 B1
Filed 09/14/2005

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

GRAPHICS PROCESSOR  
Patent #
US 20100164971A1
Filed 12/28/2009

Current Assignee
CELIO TECHNOLOGY CORPORATION

Sponsoring Entity
CELIO TECHNOLOGY CORPORATION

Coordinate evaluation  
Patent #
US 20090051706A1
Filed 09/05/2008

Current Assignee
Seven Networks Inc

Sponsoring Entity


Secure endtoend transport through intermediary nodes  
Patent #
US 8,127,342 B2
Filed 09/23/2010

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Provisioning applications for a mobile device  
Patent #
US 8,078,158 B2
Filed 06/26/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Provisioning of email settings for a mobile terminal  
Patent #
US 8,116,214 B2
Filed 11/30/2005

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks International Oy

Mobile virtual network operator  
Patent #
US 8,107,921 B2
Filed 01/11/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Application and networkbased long poll request detection and cacheability assessment therefor  
Patent #
US 8,166,164 B1
Filed 10/14/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Cache defeat detection and caching of content addressed by identifiers intended to defeat cache  
Patent #
US 8,190,701 B2
Filed 11/01/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Application and networkbased long poll request detection and cacheability assessment therefor  
Patent #
US 8,291,076 B2
Filed 03/05/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Social caching for device resource sharing and management  
Patent #
US 8,316,098 B2
Filed 04/19/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Distributed management of keepalive message signaling for mobile network resource conservation and optimization  
Patent #
US 8,326,985 B2
Filed 11/01/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for a mobile device to use physical storage of another device for caching  
Patent #
US 8,356,080 B2
Filed 07/20/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Electronicmail filtering for mobile devices  
Patent #
US 8,364,181 B2
Filed 12/10/2007

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Context aware data presentation  
Patent #
US 8,412,675 B2
Filed 02/24/2006

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Aligning data transfer to optimize connections established for transmission over a wireless network  
Patent #
US 8,417,823 B2
Filed 11/18/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Flexible realtime inbox access  
Patent #
US 8,438,633 B1
Filed 12/18/2006

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Publishing data in an information community  
Patent #
US 8,468,126 B2
Filed 12/14/2005

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Line rasterization techniques  
Patent #
US 8,482,567 B1
Filed 11/03/2006

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Distributed caching in a wireless network of content delivered for a mobile application over a longheld request  
Patent #
US 8,484,314 B2
Filed 10/14/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Provisioning applications for a mobile device  
Patent #
US 8,494,510 B2
Filed 12/06/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile network background traffic data management with optimized polling intervals  
Patent #
US 8,539,040 B2
Filed 02/28/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Secure endtoend transport through intermediary nodes  
Patent #
US 8,549,587 B2
Filed 02/14/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for executing commands that are nonnative to the native environment of a mobile device  
Patent #
US 8,561,086 B2
Filed 05/17/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Detecting and preserving state for satisfying application requests in a distributed proxy and cache system  
Patent #
US 8,621,075 B2
Filed 04/27/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Cache state management on a mobile device to preserve user experience  
Patent #
US 8,635,339 B2
Filed 08/22/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Polling  
Patent #
US 8,693,494 B2
Filed 03/31/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Cache defeat detection and caching of content addressed by identifiers intended to defeat cache  
Patent #
US 8,700,728 B2
Filed 05/17/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Semiconductor die micro electromechanical switch management method  
Patent #
US 8,704,275 B2
Filed 12/28/2007

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Crossplatform event engine  
Patent #
US 8,209,709 B2
Filed 07/05/2010

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Distributed system for cache defeat detection and caching of content addressed by identifiers intended to defeat cache  
Patent #
US 8,204,953 B2
Filed 11/01/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Method and system for remapping processing elements in a pipeline of a graphics processing unit  
Patent #
US 8,711,156 B1
Filed 09/30/2004

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Functional component compensation reconfiguration system and method  
Patent #
US 8,711,161 B1
Filed 06/21/2006

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Semiconductor die micro electromechanical switch management system and method  
Patent #
US 8,723,231 B1
Filed 09/15/2004

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Loopback configuration for bidirectional interfaces  
Patent #
US 8,724,483 B2
Filed 10/22/2007

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Micro electro mechanical switch system and method for testing and configuring semiconductor functional circuits  
Patent #
US 8,732,644 B1
Filed 09/15/2004

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Electronicmail filtering for mobile devices  
Patent #
US 8,738,050 B2
Filed 01/07/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile device equipped with mobile network congestion recognition to make intelligent decisions regarding connecting to an operator network  
Patent #
US 8,750,123 B1
Filed 07/31/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Maintaining an IP connection in a mobile network  
Patent #
US 8,761,756 B2
Filed 09/13/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for remotely configuring semiconductor functional circuits  
Patent #
US 8,768,642 B2
Filed 12/18/2003

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Integrated messaging  
Patent #
US 8,774,844 B2
Filed 04/08/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for increasing die yield  
Patent #
US 8,775,112 B2
Filed 12/18/2003

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Dynamic bandwidth adjustment for browsing or streaming activity in a wireless network based on prediction of user behavior when interacting with mobile applications  
Patent #
US 8,775,631 B2
Filed 02/25/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for testing and configuring semiconductor functional circuits  
Patent #
US 8,775,997 B2
Filed 06/23/2004

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Timing of keepalive messages used in a system for mobile network resource conservation and optimization  
Patent #
US 8,782,222 B2
Filed 09/05/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Application discovery on mobile devices  
Patent #
US 8,787,947 B2
Filed 06/18/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for configuring semiconductor functional circuits  
Patent #
US 8,788,996 B2
Filed 12/18/2003

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Content delivery to a mobile device from a content service  
Patent #
US 8,793,305 B2
Filed 12/13/2007

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method of a relay server for managing communications and notification between a mobile device and a web access server  
Patent #
US 8,799,410 B2
Filed 04/13/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Maintaining mobile terminal information for secure communications  
Patent #
US 8,805,334 B2
Filed 09/05/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Integrated messaging  
Patent #
US 8,805,425 B2
Filed 01/28/2009

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile device power management in data synchronization over a mobile network with or without a trigger notification  
Patent #
US 8,811,952 B2
Filed 05/05/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Method and system for management of a virtual network connection without heartbeat messages  
Patent #
US 8,812,695 B2
Filed 04/03/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for tracking billing events in a mobile wireless network for a network operator  
Patent #
US 8,831,561 B2
Filed 04/28/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for making requests on behalf of a mobile device based on atomic processes for mobile network traffic relief  
Patent #
US 8,832,228 B2
Filed 04/26/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Distributed caching for resource and mobile network traffic management  
Patent #
US 8,838,783 B2
Filed 07/05/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Flexible realtime inbox access  
Patent #
US 8,839,412 B1
Filed 09/13/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Webbased access to data objects  
Patent #
US 8,838,744 B2
Filed 01/28/2009

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile traffic categorization and policy for network use optimization while preserving user experience  
Patent #
US 8,843,153 B2
Filed 11/01/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System for providing policy based content service in a mobile network  
Patent #
US 8,849,902 B2
Filed 06/24/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Hierarchies and categories for management and deployment of policies for distributed wireless traffic optimization  
Patent #
US 8,861,354 B2
Filed 12/14/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Policy based content service  
Patent #
US 8,862,657 B2
Filed 01/25/2008

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System of redundantly clustered machines to provide failover mechanisms for mobile traffic management and network resource conservation  
Patent #
US 8,868,753 B2
Filed 12/06/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Integrated circuit configuration system and method  
Patent #
US 8,872,833 B2
Filed 12/18/2003

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Provisioning of email settings for a mobile terminal  
Patent #
US 8,873,411 B2
Filed 01/12/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Signaling optimization in a wireless network for traffic utilizing proprietary and nonproprietary protocols  
Patent #
US 8,874,761 B2
Filed 03/15/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile application traffic optimization  
Patent #
US 8,886,176 B2
Filed 07/22/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Optimization of resource polling intervals to satisfy mobile device requests  
Patent #
US 8,903,954 B2
Filed 11/22/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Mobile virtual network operator  
Patent #
US 8,909,192 B2
Filed 08/11/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Bandwidth measurement  
Patent #
US 8,909,759 B2
Filed 10/12/2009

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Detection and management of user interactions with foreground applications on a mobile device in distributed caching  
Patent #
US 8,909,202 B2
Filed 01/07/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

System and method for providing a network service in a distributed fashion to a mobile device  
Patent #
US 8,914,002 B2
Filed 08/11/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Optimization of mobile traffic directed to private networks and operator configurability thereof  
Patent #
US 8,918,503 B2
Filed 08/28/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks Inc

Method and apparatus for intercepting events in a communication system  
Patent #
RE45348E1
Filed 03/16/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Application and networkbased long poll request detection and cacheability assessment therefor  
Patent #
US 8,966,066 B2
Filed 10/12/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile device and method to utilize the failover mechanism for fault tolerance provided for mobile traffic management and network/device resource conservation  
Patent #
US 8,977,755 B2
Filed 12/06/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Monitoring mobile application activities for malicious traffic on a mobile device  
Patent #
US 8,984,581 B2
Filed 07/11/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Connection architecture for a mobile network  
Patent #
US 8,989,728 B2
Filed 09/07/2006

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Predictive content delivery  
Patent #
US 9,002,828 B2
Filed 01/02/2009

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Flexible and dynamic integration schemas of a traffic management system with various network operators for network traffic alleviation  
Patent #
US 9,009,250 B2
Filed 12/07/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile network reporting and usage analytics system and method aggregated using a distributed traffic optimization system  
Patent #
US 9,021,021 B2
Filed 12/10/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

3D mobile user interface with configurable workspace management  
Patent #
US 9,043,731 B2
Filed 03/30/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile network traffic coordination across multiple applications  
Patent #
US 9,043,433 B2
Filed 05/25/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Intelligent rendering of information in a limited display environment  
Patent #
US 9,047,142 B2
Filed 12/16/2010

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile network traffic coordination across multiple applications  
Patent #
US 9,049,179 B2
Filed 01/20/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Locationbased operations and messaging  
Patent #
US 9,055,102 B2
Filed 08/02/2010

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Selective data compression by a distributed traffic management system to reduce mobile data traffic and signaling traffic  
Patent #
US 9,060,032 B2
Filed 05/09/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Proxy server associated with a mobile carrier for enhancing mobile traffic management in a mobile network  
Patent #
US 9,065,765 B2
Filed 10/08/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Distributed implementation of dynamic wireless traffic policy  
Patent #
US 9,077,630 B2
Filed 07/08/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Device resources sharing for network resource conservation  
Patent #
US 9,084,105 B2
Filed 04/19/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile network background traffic data management  
Patent #
US 9,100,873 B2
Filed 09/14/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Managing cache to prevent overloading of a wireless network due to user activity  
Patent #
US 9,131,397 B2
Filed 06/06/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Optimized and selective management of policy deployment to mobile clients in a congested network to prevent further aggravation of network congestion  
Patent #
US 9,161,258 B2
Filed 03/15/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Radioawareness of mobile device for sending serverside control signals using a wireless network optimized transport protocol  
Patent #
US 9,173,128 B2
Filed 03/06/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Dynamic categorization of applications for network access in a mobile network  
Patent #
US 9,203,864 B2
Filed 02/04/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile device having content caching mechanisms integrated with a network operator for traffic alleviation in a wireless network and methods therefor  
Patent #
US 9,208,123 B2
Filed 12/07/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile device with application or context aware fast dormancy  
Patent #
US 9,241,314 B2
Filed 03/15/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Automatic generation and distribution of policy information regarding malicious mobile traffic in a wireless network  
Patent #
US 9,239,800 B2
Filed 07/11/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Extending user relationships  
Patent #
US 9,251,193 B2
Filed 10/28/2007

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Application or context aware fast dormancy  
Patent #
US 9,271,238 B2
Filed 03/15/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Request and response characteristics based adaptation of distributed caching in a mobile network  
Patent #
US 9,275,163 B2
Filed 10/17/2011

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Radioawareness of mobile device for sending serverside control signals using a wireless network optimized transport protocol  
Patent #
US 9,277,443 B2
Filed 12/07/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

System and method for a mobile device to use physical storage of another device for caching  
Patent #
US 9,300,719 B2
Filed 01/14/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Systems and methods for application management of mobile device radio state promotion and demotion  
Patent #
US 9,307,493 B2
Filed 03/15/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

System and method for reduction of mobile network traffic used for domain name system (DNS) queries  
Patent #
US 9,325,662 B2
Filed 01/09/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

User as an end point for profiling and optimizing the delivery of content and data in a wireless network  
Patent #
US 9,326,189 B2
Filed 02/04/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Input/output request packet handling techniques by a device specific kernel mode driver  
Patent #
US 9,331,869 B2
Filed 03/04/2010

Current Assignee
NVIDIA Corporation

Sponsoring Entity
NVIDIA Corporation

Wireless traffic management system cache optimization using http headers  
Patent #
US 9,330,196 B2
Filed 06/14/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Mobile application traffic optimization  
Patent #
US 9,407,713 B2
Filed 01/16/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Techniques for deferred decoupled shading  
Patent #
US 9,547,918 B2
Filed 05/30/2014

Current Assignee
Intel Corporation

Sponsoring Entity
Intel Corporation

Mobile device configured for communicating with another mobile device associated with an associated user  
Patent #
US 9,712,986 B2
Filed 03/22/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Operation modes for mobile traffic optimization and concurrent management of optimized and nonoptimized traffic  
Patent #
US 9,832,095 B2
Filed 12/14/2012

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Enhanced customer service for mobile carriers using realtime and historical mobile application and traffic or optimization data associated with mobile devices in a mobile network  
Patent #
US 10,263,899 B2
Filed 04/10/2013

Current Assignee
Seven Networks LLC

Sponsoring Entity
Seven Networks LLC

Titlebased digital differential analyzer rasterization  
Patent #
US 6,636,218 B1
Filed 09/29/2000

Current Assignee
Intel Corporation

Sponsoring Entity
Intel Corporation

Processorbased method for rasterizing polygons at an arbitrary precision  
Patent #
US 5,528,737 A
Filed 12/14/1993

Current Assignee
Microsoft Technology Licensing LLC

Sponsoring Entity
Silicon Graphics Incorporated

System for line interpolation for computer graphics displays  
Patent #
US 5,381,519 A
Filed 06/09/1992

Current Assignee
NVIDIA Corporation

Sponsoring Entity
Evans Sutherland Computer Corp.

Polygon rasterization  
Patent #
US 5,446,836 A
Filed 10/30/1992

Current Assignee
Samsung Electronics Co. Ltd.

Sponsoring Entity
Seiko Epson Corporation

26 Claims
 1. A computer readable media embodying a method to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms, the method comprising:
 receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive; and
rendering the isosceles triangle primitive using three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.  View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
 receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive; and
 11. A device to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms, the device comprising:
 a three dimensional graphics accelerator having a drawing memory configured to receive data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive, and the three dimensional graphics accelerator further having a drawing processor configured to render the isosceles triangle primitive using three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.
 View Dependent Claims (12, 13, 14, 15, 16, 17)
 18. A device to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms, the device comprising:
 means for receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive, and means for rendering the isosceles triangle primitive using three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.
 View Dependent Claims (19, 20, 21, 22)
 23. A method to compile a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms, the method comprising:
 receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive; and
rendering the isosceles triangle primitive using three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.  View Dependent Claims (24, 25, 26)
 receiving data that defines three vertices (x0, y0, K0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive, where attributes K2=(K0+K1)/2, where coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive, and where coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive; and
1 Specification
1. Field
The field generally includes computer graphics processing, and more specifically includes subject matter where a set of display points define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms.
2. Background
Today, every aspect of computing, from creating animation to simple tasks such as word processing and email, uses many graphics to create a more intuitive work environment for the user. Video adapters are graphic cards that plug into a personal computer to give the computer the capability to display graphical images. A video adapter that includes its own graphics processor is often called a graphics accelerator.
Because they contain their own memory and processor, graphics accelerators allow computers to display complex images faster on a display screen. A graphics accelerator achieves better results than the generalpurpose central processing unit (CPU) used by a computer since its processor specializes in computing graphical transformations. In addition, a graphics accelerator frees up the computer's CPU to execute other commands while the graphics accelerator is handling graphics computations.
In the early days of computers, the graphics consisted of two dimensional images—points, lines, and squares that required only a two dimensional (2D) graphics accelerator. The need to show depth and other attributes drove the development of three dimensional (3D) graphics accelerators. Devices attached to a display screen typically include a 2D graphics accelerator and a 3D graphics accelerator, where the system switches between the two as needed. However, devices now in line to be sold on the market eliminate the 2D graphics accelerator as a cost savings measure, leaving the 3D graphics accelerator to perform all the tasks previously performed by the combination of the 2D graphics accelerator and a 3D graphics accelerator, including drawing lines.
Conventional lines drawn by a 3D graphics accelerator typically are composed of two identical elongated triangles with one triangle positioned inverted and adjacent to the other at their bases to form a very long, thin rectangle. Sometimes referred to as triangle quad (quadrilaterals) lines, such straight lines find many uses. For example, the pulldown menus for word processing programs and internet web browser programs typically consist of text bounded by straight lines. The menu options displayed by a cell phone screen may include text bounded by and separated by straight lines. Angled straight lines have many graphical applications, such as to give depth to wire frame drawings of a house or a stack of shelves as presented on a device display screen.
For devices that employ a 3D graphics accelerator to draw straight lines, the use of triangle quad lines creates problems when digitally representing analog line segments in screen space on a computer screen. For example, the two triangles that makeup the triangle quad line each have three vertices, for a total of six vertices. These six vertices require a lot of memory for storage and a lot of processing time to render all six vertices. A digitally represented triangle quad line may have a thickness where its corresponding analog line required no thickness. In addition, a great deal of processing time is dedicated to rasterizing pixels that will no be rendered as part of the triangle quad line. There is therefore a need in the art for an efficient technique to render a straight line segment utilizing an existing 3D graphics accelerator.
SUMMARYEmbodiments disclosed herein address the above stated needs by utilizing straight line data as part of particular triangle primitives such that rendering the triangle primitive produces a set of display points that define a two dimensional representation of a straight line graphic object using three dimensional rasterization algorithms.
In one embodiment, a threedimensional (3D) graphics accelerator may receive data. The data may define three vertices (x0, y0, k0), (x1, y1, K1), and (x2, y2, K2) of a triangle primitive. Attributes K2=(k0+K1)/2 and coordinates (x0, y0), (x1, y1), and (x2, y2) form an isosceles triangle primitive. Coordinates (x0, y0) and (x1, y1) define a base of the isosceles triangle primitive. The isosceles triangle primitive may be rendered using the three dimensional rasterization algorithms to obtain the set of display points that define a two dimensional representation of the base of the isosceles triangle primitive.
BRIEF DESCRIPTION OF THE DRAWINGSFIG. 1 is a system 100 within which some of the embodiments may be implemented;
FIG. 2 represents a model space straight line 200 to be drawn as straight line in screen space on display device 118;
FIG. 3 is a flow chart of a method 300 to construct a triangle primitive from straight line 200;
FIG. 4 is plan view of an isosceles triangle 400;
FIG. 5 is a plan view of straight line 200 redrawn as straight line 500;
FIG. 6A is a plan view of straight line 602 in a vertical position;
FIG. 6B is a plan view of straight line 606 in a horizontal position;
FIG. 6C is a plan view of straight line 610 in a position that slopes down and to the right;
FIG. 6D is a plan view of straight line 612 in a position that slopes down and to the left;
FIG. 7 is a plan view of an isosceles triangle 702 drawn with third point 704 set at (x2, y2)=(3.90, 2.21) as in equation (35) above;
FIG. 8 is a method 800 to develop isosceles triangle primitive 702;
FIG. 9 is plan view of triangle 702 with bounding box 902 located about straight line 500.
FIG. 10 is a plan view of isosceles triangle 702; and
FIG. 11 is a computer system 1100 with which some embodiments may be implemented.
DETAILED DESCRIPTIONFIG. 1 is a system 100 within which some of the embodiments may be implemented. System 100 may include a system processor 102, a system memory 104, an input device 106, such as a keyboard and mouse, and a 3D graphics accelerator 108. Each may communicate through a bus 110.
System processor 102 may be a central processing unit (CPU) of a host computer, such as a desktop or laptop computer, server, gaming console, or cellular telephone. System memory 104 may include various forms of memory resources, such as a permanent storage device, a massstorage device, a removable storage device, and a volatile readandwrite memory, such as a random access memory (RAM). In conjunction with system memory 104, system processor 102 may process programmed instructions and perform tasks.
3D graphics accelerator 108 may give system 100 the capability to display graphical images quickly and efficiently. For example, 3D graphics accelerator 108 may free up the system processor 102 to execute other commands while 3D graphics accelerator 108 is handling graphics computations. A drawing memory 112, a drawing processor 114, and a frame buffer 116 may be included with 3D graphics accelerator 108 and a display device 118 may be connected to 3D graphics accelerator 108.
Drawing memory 112 may receive data and instructions from system processor 102 and store the data and instructions for use by drawing processor 114. Drawing processor 112 may include components such as an adder, a multiplier, and multiplexers to process the data and instructions within drawing memory 112. During this process, drawing processor 114 may rasterize the data according to the stored instructions. In one embodiment, drawing memory 112 may function as a scratch pad of sorts for color, depth, stencil, etc.
Computer screens and other display screens, such as those used on cell phones, may display images by selectively lighting a grid (or array) of pixels. These bitmap or raster images are completely specified by the set of intensities for the pixel positions in the particular display device screen. A rasterization process may include the conversion of an objectoriented image composed of shapes into a bitmapped image, with each bit designed to light a pixel on display device 118 with a particular intensity. To rasterize the data, drawing processor 114 may load and analyze the data to produce the bitmap, where the bitmap may be stored in frame buffer 116. The bitmap may be a file or image structure representing, bit for bit, an image to be displayed on display device 118. Moreover, frame buffer 116 may be attached directly to bus 110.
FIG. 2 represents a model space straight line 200 to be drawn as straight line in screen space on display device 118. Straight line 200 may extend from a starting point 202 to an ending point 204. Starting point 202 may be designated with the coordinates (x0, y0, z0) and ending point 204 may be designated with the coordinates (x1, y1, z1. Since straight line 200 in this example resides in a plane that is parallel to the screen space on display device 118, starting point 202 is designated with the coordinates (x0, y0) and ending point 204 is designated with the coordinates (x1, y1).
FIG. 3 is a flow chart of a method 300 to construct a triangle primitive from straight line 200. At step 302, system processor 102 may receive input regarding creating and locating a straight line. The input may come from a human user, such as a person using a computer aided drawing package to draw a wire frame model of an airplane wing, or may come from an application request, such as a request to draw one of the lines for a pull down menu, draw the outline of the back view of a mailing envelope that is to appear on the viewing screen of a cellular phone, or draw one or more lines to appear in a computer game. Either way, input device 106 of FIG. 1 may be used to send input to system processor 102, where the input includes information regarding creating and locating straight line 200.
At step 304, system processor 102 may convert the received input to instructions. The instructions may include a command, such as draw_line, followed by the x, y coordinates of the two endpoints of straight line 200. The starting point of the line may be designated with a zero (“0”), as in (x0, y0), and the ending point of the line may be designated with a one (“1”), as in (x1, y1). A triangle typically is rasterized from a topleft pixel, moving from left to right and then from top to bottom. If the rasterization process reaches the pixel containing the starting point (x0, y0) before reaching any other pixel within the proposed triangle, then the process may determine a location of straight line 200.
To ensure that the first pixel within the proposed triangle is the starting point (x0, y0, the starting point (x0, y0) of straight line 200 may be that end of straight line 200 where y0≧y1 and where x0 is the closest coordinate to the xaxis (where x0≦x1). In other words, the starting point may be that endpoint with the smallest value for the y model space coordinate and, where the two y model space coordinates are equal, the starting point may be that endpoint with the smallest value for the x model space coordinate.
In addition to its location, each endpoint of straight line 200 may be defined by other attributes, such as diffuse colors (alpha (“α”), R, G, B) (e.g., α, red, green, blue), specular colors (RS, GS, BS), texture coordinates (u, v), and fog. Thus, the generic instructions of system processor 102 may appear as command string (1) below:<FORM>draw_line(x0,y0,K0,x1,ylK1) (1) </FORM><FORM>or </FORM><FORM>draw_line (x0,y0,n0a,n0R,n0G,n0B,n0RS,n0GS,n0BS,n0u,n0v,x1,y1,n1a,n1R,n1G,n1B,n1RS,n1GS,n1BS,n1u,n1v) (1) </FORM>
The last digit or characters may identify the particular attribute. The numeric values for the x, y location may be any numbers and the numeric values for the remaining attributes may be from 0 to 255 (e.g., 0 to 2<sup>8</sup>). As a numerical example, the instructions may appear as command string (2) below:<FORM>draw_line(1.51,2.21,8α,240R,0G,56B,23RS,0GS,0BS,4u,256v,3.15,4.48,45α,210R,0G,7B,99RS,180GS,45BS,0u,16v) (2) </FORM>The straight line to be drawn from command string (2) may be a straight line from the starting point (x0, y0)=(1.51, 2.21) to the ending point (x1, y1)=(3.15, 4.48), with the numeric value of the attributes as specified.
A 2D graphics accelerator may be designed to process command string (2) through vector graphics. However, 3D graphics accelerators process tiny little geometrical objects often called primitives. Quadrilaterals, triangles, ngons are example of primitives whereas a line is not a primitive. Existing 3D graphics accelerators have not been designed to directly process command string (2).
Where a device lacks a 2D graphics accelerator and includes a 3D graphics accelerator, all the objects seen on the device's screen are actually made of primitives. The border of a primitive is made up of straight line segments. Rasterizing only one line segment of the primitive boarder may produce a straight line. Thus, if information were included with command string (2) to form a primitive, then a 3D graphics accelerator could process the primitive to derive a straight line to fit the straight line of command string (2).
After a review of the various primitives, a triangle primitive appears to be a good candidate for processing into a straight line by 3D graphics accelerator 108. Every 3D object may be split into triangles but a triangle cannot be split into anything else other than a triangle. A triangle in 3D space is also a triangle in 2D space. Since there are less things to deal with, drawing triangles may be a lot simpler than drawing polygons of higher order. These are some reasons why triangles commonly are used in computer graphics.
A triangle has three sides and therefore is composed of three points or vertices. Aside from other information such as color values (or indices) or texture indices, each vertex of the triangle may contain the coordinates of the triangle points. To convert a triangle defined in 3D space to 2D (screen) space, the vertices of a triangle may be projected from 3D to 2D space and then rasterized.
Where a 3D graphics accelerator can only process primitives, a third point may be provided along with the example starting point (1.51, 2.21) and ending point (3.15, 4.48) such that the three points may form a triangle primitive. At 306, system processor 102 may begin to select a third point to add to the instructions of step 304 so that the three points form a triangle.
In rasterizing pixels located within a triangle, the values provided at the vertices of the triangle essentially give a weighted average to each rasterized pixel. For example, the color red calculated (and displayed) at a given pixel may be affected by the distance of the given pixel from each of the three vertices and by the attribute value of diffuse color red (R) at each vertex. The closer a pixel is to a vertex, the greater the red attribute of that vertex may affect that pixel. The further away a pixel is to a vertex, the less the red attribute of that vertex may affect that pixel.
Preferably, the attribute values of the third point are selected so that they will have little to no effect on the calculated attribute values for the pixels along straight line 200. For example, if the attribute values of the third point are selected to be the average of the attribute values of the starting point and ending point of straight line 200, then the attribute values of the third point may have little to no effect on the calculated attribute values for the pixels along straight line 200. In addition, the coordinate value of the third point should be equidistance from the beginning point and endpoint of straight line 200 so that its location may have little to no effect on the calculated attribute values for the pixels along straight line 200.
An isosceles triangle is a triangle with at least two legs of equal length. The vertex formed by the two legs faces a base. The (x2, y2) coordinate of the vertex of an isosceles triangle is equidistance from the beginning point (x0, y0) and endpoint (x1, y1) of the base of the isosceles triangle. Moreover, a line that bisects this vertex passes through the midpoint of the base and is perpendicular to the base. Where such a line originates from the midpoint of the base and extends perpendicularly, it simultaneously bisects the triangle's perimeter and area and may be referred to as a “Bline.”
By composing straight line 200 into an isosceles triangle primitive and selecting the attribute values at the vertex (x2, y2) to be the average of the attribute values at the vertex (x0, y0) and vertex (x1, y1), the coordinate and attribute values at the vertex (x2, y2) may have little to no effect on the calculated attribute values for the pixels along straight line 200. If true, a straight line may be drawn by 3D graphics accelerator 108 based on command string (2) by incorporating command string (2) into the noted isosceles triangle. The truth of this may be shown mathematically as follows.
FIG. 4 is plan view of an isosceles triangle 400. Isosceles triangle 400 may include a base 402, a leg 404, and a leg 406, where a length “b” of leg 404 equals a length “b” of leg 406. Isosceles triangle 400 further may include a vertex 408, a vertex 410, and a vertex 412 where vertex 412 may open towards base 402, with base 402 having a length “a.” A midpoint (xm, ym) 414 may reside exactly halfway along length “a,” between vertex 408 and vertex 410. Moreover, a Bline 416 may extend from midpoint 414 along a height “h” to vertex 412. In the example of FIG. 4, base 402 may be the straight line segment to be rendered by 3D graphics accelerator 108 and displayed on display device 118.
Each pixel located within isosceles triangle 400 may have attributes K, including attributes α, R, G, B, RS, GS, BS, u, and v. The values of attributes at each of vertex 408, vertex 410, and vertex 412 may be represented by K0, K1, and K2, respectively. Thus, inside isosceles triangle 400, there is a linear bivariate function K of the x, y location in screen space such that<FORM>K(x,y)=(Ak)(x)+(Bk)(y)+Ck (3) </FORM>
where
 K=α, R, G, B, RS, GS, BS, u, and v;
 (x, y) represent a screen space coordinate for one screen pixel; and
 Ak, Bk, and Ck represent linear coefficients.
The linear coefficients Ak, Bk, and Ck for a given x, y screen space coordinate may be obtained by equations associated with vertex 408, 410, and 412. By employing rasterization algorithms and determining the linear coefficients Ak, Bk, and Ck for a given x, y screen space coordinate, the value of the particular pixel attribute may be obtained at the corresponding x, y screen space coordinate according to equation (3).
Equations associated with vertex 408, 410, and 412 for linear coefficients Ak, Bk, and Ck include the following:<FORM>Ak=[(A0)(K0)+(A1)(K1)+(A2)(K2)]/Area (4) </FORM><FORM>Bk=[(B0)(K0)+(B1)(K1)+(B2)(K2)]/Area (5) </FORM><FORM>Ck=[(C0)(K0)+(C1)(K1)+(C2)(K2)]/Area (6) </FORM><FORM>where the area for an isosceles triangle is </FORM><FORM>Area=(1/2)(a)(h)=(1/2)(a)[(bˆ2)−(1/4)(aˆ2)]ˆ(1/2) (7) </FORM><FORM>and where the linear coefficients may be expressed as </FORM><FORM>A0=y1−y2 </FORM><FORM>A1=y2−y0 </FORM><FORM>A2=y0−y1 (8) </FORM><FORM>B0=x2−x1 </FORM><FORM>B1=x0−x2 </FORM><FORM>B2=x1−x0 (9) </FORM><FORM>C0=(x1)(y2)−(x2)(y1) </FORM><FORM>C1=(x2)(y0)−(x0)(y2) </FORM><FORM>C2=(x0)(y1)−(x1)(y0) (10) </FORM>
Three dimensional rasterization algorithms include equations (3), (4), (5), and (6). As discussed above, if the attribute values for K2 (e.g., the attribute values for the third point) are selected to be the average of the attribute values for K0 and K1, then the attribute values of K2 may have little to no effect on the calculated attribute values K(x, y) for the pixels along base 402. Mathematically, this may be expressed as:<FORM>K2=(K0+K1)/2 (11) </FORM>
Since the triangle selected for rendering is an isosceles triangle, the value of y2 in equations (8), (9), and (10) may be expressed in terms of y0 and y1. By orienting isosceles triangle 400 so that x0=x1 as in FIG. 4, y2 may be expressed simply as:<FORM>y2=(y0+y1)/2 (12) </FORM>
As noted above,<FORM>Ak=[(A0)(K0)+(A1)(K1)+(A2)(K2)]/Area (4) </FORM><FORM>substituting equation (8) into equation (4), </FORM><FORM>Ak=[(y1−y2)(K0)+(y2−y0)(K1)+(y0−y1)(K2)]/Area (13) </FORM><FORM>substituting equation (11) into equation (13), </FORM><FORM>Ak=[(y1−y2)(K0)+(y2−y0)(K1)+(y0−y1)((K0+K1)/2)]/Area (14) </FORM><FORM>substituting equation (12) into equation (14), </FORM><FORM>Ak=[(y1−(y0+y1)/2)(K0)+((y0+y1)/2−y0)(K1)+(y0−y1)((K0+K1)/2)]/Area (15) </FORM><FORM>multiplying and dividing through results in </FORM><FORM>Ak=[(K0)(y1)−0.5(K0)(y0)−0.5(K0)(y1)+0.5(K1)(y0)+0.5(K1)(y1)−(K1)(y0)+0.5(K0)(y0)−0.5(K0)(y1)+0.5(K1)(y0)−0.5(K1)(y1)]/Area (16) </FORM><FORM>rearranging, </FORM><FORM>Ak=[−0.5(K0)(y0)+0.5(K0)(y0)+(K0)(y1)−0.5(K0)(y1)−0.5(K0)(y1)+0.5(K1)(y0)−(K1)(y0)+0.5(K1)(y0)+0.5(K1)(y1)−0.5(K1)(y1)]/Area (17) </FORM><FORM>or </FORM><FORM>Ak=[0]/Area=0 (18). </FORM>
As noted above,<FORM>K(x,y)=(Ak)(x)+(Bk)(y)+Ck (3) </FORM><FORM>substituting equation (18) into equation (3), </FORM><FORM>K(x,y)=(0)(x)+(Bk)(y)+Ck (19) </FORM><FORM>or, </FORM><FORM>K(x,y)=(Bk)(y)+Ck (20). </FORM>
By utilizing an isosceles triangle and setting the value of K2 equal to the average value of K0 and K1, the quantity (Ak)(x) drops out of equation (3) to make the value of K(x, y) a univariate function of y only, as in equation (20). This is the desired result: neither the distance of (x2, y2) from (x0, y0) or (x1, y1) nor the attribute values of K2 affect the attribute values along base 402, the straight line segment selected to be drawn.
As noted above, system processor 102 may begin to select a third point at step 306 to add to the instructions of step 304 so that the three points form a triangle.
With the starting point (x0, y0)=(1.51, 2.21) and the ending point (x1, y1)=(3.15, 4.48) of straight line 200 as from command string (2), the midpoint of straight line 200, (xm, ym) is<FORM>(xm,ym)=((x1+x0)/2,(y1+y0)/2) (21) </FORM><FORM>(xm,ym)=(2.33,3.35)=((1.51+3.15)/2,(2.21+4.48)/2). </FORM>
Using slope of a line equation, the starting point (1.51, 2.21), and the ending point (3.15, 4.48), the slope of straight line 200 is<FORM>m=(y1−y0)/(x1−x0) </FORM><FORM>1.38=(2.21−4.48)/(1.51−3.15) (22) </FORM>
To find the yintercept “b” of straight line 200, the general line equation may be used:<FORM>y=m×+b or b=y−mx </FORM><FORM>b=2.21−1.38(1.51) </FORM><FORM>b=0.12 (23) </FORM>With the slope m=1.38, the line equation of straight line 200 is<FORM>y=1.38x+0.12 (24) </FORM>
The length of straight line 200 (distance of the base) is<FORM>distance=[(x1−x0)ˆ2+(y1−y0)ˆ2)]ˆ(1/2) </FORM><FORM>2.80=((1.51−3.15)ˆ2+(2.21−4.48)ˆ2))ˆ(1/2)) (25) </FORM>
The slope m of a perpendicular line passing through the midpoint of straight line 200 is the negative inverse of the slope of straight line 200, here m=1.38. Thus, the slope m of a perpendicular line passing through the midpoint of straight line 200 is −0.72 (=−(1/1.38)). The yintercept of a perpendicular line passing through the midpoint of straight line 200 may be found from equation (23) such that 3.35=(−0.072)(2.33)+b, or b=5.03. Thus, the third point (x2, y2) may be a point along a line with the equation:<FORM>y2=−0.72(x2)+5.03 (26) </FORM>
FIG. 5 is a plan view of straight line 200 redrawn as straight line 500. Straight line 500 resides between starting point 502 and ending point 504 and contains midpoint 506 (xm, ym). Line 508 is positioned through midpoint 504 as a perpendicular bisector of straight line 200. As noted above, the third point (x2, y2) may be a point along a line according to equation (26): y2=−0.72(x2)+5.03. In addition, where rasterization starts in a right to left then top to bottom direction from the upper left corner of display device 118 of FIG. 1, it may be desirable to allow the rasterization process to determine a location of straight line 500. One way to determine where starting point 502 of straight line 500 resides is to choose the third point along line 508 such that the first pixel identified by the rasterization process as being inside the planned isosceles triangle is that pixel associated with the (x0, y0) start point of straight line 500, namely point 502.
FIGS. 6A, 6B, 6C, and 6D illustrate the four possible arrangements at which a straight line to be rendered may be positioned. FIG. 6A is a plan view of straight line 602 in a vertical position. FIG. 6B is a plan view of straight line 606 in a horizontal position. FIG. 6C is a plan view of straight line 610 in a position that slopes down and to the right. FIG. 6D is a plan view of straight line 612 in a position that slopes down and to the left.
In FIG. 6A, the x coordinate of the starting point (x0, y0) and the x coordinate of the ending point (x1, y1) of straight line 602 are equal (namely, x0=x1). Here, an isosceles triangle may be formed if y2 is positioned along a line that perpendicularly bisects straight line 602, namely where y2=(y1+y0)/2. Moreover, if x2 is greater than the value of the x coordinates of the starting point (x0, y0) of straight line 602, then the left to right, top to bottom rasterization process will first reach that pixel associated with the starting point (x0, y0) (point 604 in FIG. 6A) before reaching any other pixel inside the proposed isosceles triangle.
Because the rasterization process requires an area to work, x2≠x0 as the following establishes. In FIG. 6A, x0=x1. If x2=x0, then x0=x1=x2, thereby presenting a straight line to 3D graphics accelerator 108 to process. 3D graphics accelerator 108, which processes triangles, cannot process such a straight line for the following reason. If x2=x0, then x0=x1=x2 and area of the triangle primitive would equal zero (namely, h=0). If the area is zero, then this would result in a divide by zero error for equations (4), (5), and (6) and thus would prevent any rendering of the straight line. Thus, x2≠x0.
There may be circumstances where x2 may be less than the value of the x coordinates of the starting point (x0, y0) of straight line 602 that will permit the rasterization process to first reach that pixel associated with the starting point (x0, y0) (starting point 604 of FIG. 6A) before reaching any other pixel inside the proposed isosceles triangle. However, the determination of permissible x2 values for x2<x0 may require additional computation time and processor time. Thus, x2 preferably is greater than x0 (namely, x2>x0) as part of the selection of the third point in scenario having a straight line as in FIG. 6A.
The selection of the third point in scenario having a straight line as in FIG. 6A may be refined further. If the x2 coordinate of the third point is selected to make the area computation of equations (4), (5), and (6) relatively simple, then this may save on processing time and thus save on power consumption. From equation (7) above, the area of an isosceles triangle is<FORM>Area=(1/2)(a)(h) (7) </FORM>where “a” may be the length of straight line 602 and h may be the length of the Bline extending from the midpoint of straight line 602 to the third point. If h were set equal to 2/a, then the area would=1.00. Thus, one way to save power may be to set the area equal to 1 without actually computing the area.
The length “a” of straight line 602 of FIG. 6A is equal to y1−y0). Moreover, the height “h” of the proposed isosceles triangle of FIG. 6A is equal to x2−x0. In other words, let<FORM>h=2/a (27) </FORM><FORM>so that, </FORM><FORM>x2−x0=2/(y1−y0) (28) </FORM><FORM>or, </FORM><FORM>x2=x0+2/(y1−y0) (29) </FORM>
In summary of the above
If x0=x1, then let x2=x0+2/(y1−y0) and y2=(y1+y0)/2 (30)
In FIG. 6B, the y coordinate of the starting point (x0, y0) and the y coordinate of the ending point (x1, y1) of straight line 602 are equal (or, y0)=y1). Here, an isosceles triangle may be formed if x2 is positioned along a line that perpendicularly bisects straight line 602, namely x2=(x1+x0)/2. Moreover, if y2 is greater than the value of the y coordinates of the starting point (x0, y0) of straight line 602, then a left to right, top to bottom rasterization process will first reach that pixel associated with the starting point (x0, y0) (point 608 in FIG. 6B) before reaching any other pixel inside the proposed isosceles triangle. Along the same logic as employed for FIG. 6A,<FORM>If y0=y1, then let y2=y0+2/(x1−x0) and x2=(x1+x0)/2 (31) </FORM>
In FIG. 6C, the y coordinate of the starting point (x0, y0) and the y coordinate of the ending point (x1, y1) of straight line 610 are not equal (or, y0≠y1). In addition, x0<x1. Similar to FIG. 6A and FIG. 6B, an isosceles triangle may be formed if the third point (x2, y2) is positioned along a line that perpendicularly bisects straight line 610. To ensure that the pixel containing point 612 of FIG. 6C is rasterized first before any other pixel, y2 should not be smaller than y0, and x2 should be smaller than x0. In other words,<FORM>If y0≠y1 & x0<x1, let y2≧y0 and x2≧x0 (32) </FORM>
It may be desirable to make the area of the isosceles triangle proposed for a straight line as arranged in FIG. 6C relatively simple to calculate as a way of saving power. From equation (27), this may mean that<FORM>h=2/a (27) </FORM>Straight line 500 of FIG. 5 fits the straight line scenario of FIG. 6C and serves as a good example to explore this proposal.
Recall that the length “a” of straight line 200 (straight line 500) was calculated from equation (25) as 2.80. If h=2/(2.80), then the area of such an isosceles triangle would have a value of one. Moreover, from equation (24), straight line 500 is defined by the line equation y=1.38x+0.12 and the perpendicular bisecting line 508 of straight line 500 is defined by the line equation y2=−0.72(x2)+5.03 from equation (26).
With h=2/(2.80), the line equation y2=−0.72(x2)+5.03, and one point on the perpendicular line passing through the midpoint of straight line 500 being (2.33, 3.35)=(xm, ym) (see FIG. 5), (x2, y2) may be found by employing equation (25), rewritten as<FORM>h=[(x2−xm)ˆ2+(y2−ym)ˆ2)]ˆ(1/2) (33) </FORM><FORM>2/(2.80)=[(x2−2.33)ˆ2+(y2−3.35)ˆ2)]ˆ(1/2) (34). </FORM><FORM>With </FORM><FORM>y2=−0.72x2+5.03 </FORM><FORM>substituted into equation (34), </FORM><FORM>(2/(2.80))ˆ=(x2−2.33)ˆ2+((−0.72×2+5.03)−3.35)ˆ</FORM><FORM>0.51=(x2−2.33)ˆ2+((−0.72×2+1.68)ˆ</FORM><FORM>0.51=[(x2)ˆ2−4.66×2+5.43]+[0.52(x2)ˆ2−2.42×2+2.82]</FORM><FORM>0.51=1.52(x2)ˆ2−7.08×2+8.25 </FORM><FORM>0=1.52(x2)ˆ2−7.08×2+7.74 </FORM><FORM>Dividing both sides by 1.52, </FORM><FORM>0=(x2)ˆ2−4.66×2+5.09 </FORM><FORM>and factoring this polynomial with integers, the following is obtained: </FORM><FORM>0=(x2−2.91)(x2−1.75) </FORM><FORM>x2=2.91 or x2=1.75 </FORM>
 Recall that x2≧x0 for a straight line arranged as in FIG. 6C. For straight line 500 of FIG. 5, x0=1.51. Thus, in this case, x2 may be either 2.91 or 1.75. If x2 is set equal to 2.91 (x2=2.91), y2=2.93−=−0.72(2.91)+5.03 so that<FORM>(x2, y2)=(2.33, 2.93) (35) </FORM>
An alternate way to save computational power is to let x2=x0 or y2=y0 for the arrangement in FIG. 6C. For straight line 200 in FIG. 5 with y2=y0, x2 could then simply be calculated from the equation of line 508 as follows:<FORM>y2=2.21=−0.72×2+5.03×</FORM><FORM>x2=3.90=(2.21−5.03)/(−0.72) </FORM><FORM>so that </FORM><FORM>(x2,y2)=(3.90,2.21) </FORM>
A tradeoff for a simple calculation of the third point coordinates (x2, y2) for the arrangement in FIG. 6C is that there may be more computations needed to determine the area of the isosceles triangle of FIG. 6C. With regard to FIG. 6C, the above may be summarized as<FORM>If y0≠y1 and x0<x1, let y2≧y0 and x2≧x0 and let (area=1 or y2=y0 or x2=x0) (36) </FORM>
FIG. 7 is a plan view of an isosceles triangle 702 drawn with third point 704 set at (x2, y2)=(3.90, 2.21) as in equation (35) above. Isosceles triangle 702 includes straight line 500 between beginning point 502 and ending point 504.
In FIG. 6D, the y coordinate of the starting point (x0, y0) and the y coordinate of the ending point (x1, y1) of straight line 610 are not equal (or, y0≠y1). In addition, x0>x1. Similar to FIG. 6C, an isosceles triangle may be formed if the third point (x2, y2) is positioned along a line that perpendicularly bisects straight line 614. To ensure that the pixel containing point 616 of FIG. 6D is rasterized first before any other pixel, y2 should be greater than ym and x2 should be greater than xm. In other words,<FORM>If y0≠y1 and x0>x1, let y2>(y1+y0)/2 and x2>(x1+x0)/2 (37) </FORM>
A similar choice in saving computational power as in a FIG. 6C straight line may be made for the processing of a FIG. 6D straight line. In addition to equation (37), setting the area equal to one (area=1) may ease the computation load on the processor that calculates the area but may increase the computation load on the processor that determines the coordinates of the third point (x2, y2). Alternatively, setting x2=x0 or setting y2=y1 in addition to equation (37) may ease the computation load on the processor that calculates the coordinates of the third point (x2, y2), but may increase the computation load on the processor that calculates the area. This may be summarized as<FORM>If y0≠y1 and x0>x1, let y2>(y1+y0)/2 and x2>(x1+x0)/2 and let (area=1 or y2=y1 or x2=x0) (38) </FORM>
Typically, system processor 102 of FIG. 1 may determine both the coordinates of the third point (x2, y2) for that triangle primitive and the area of a triangle primitive. One system processor may be more efficient in calculating triangle primitive area than calculating the coordinates of the third point of the triangle primitive and such an efficiency may be exploited by letting area=1 be the default for equation (38). If system processor 102 receives input at step 302 to create and locate three lines where y0≠y1 and x0>x1, system processor 102 may be programmed to let area=1 for the first line, y2=y1 for the second line, and x2=x0 for the third line. In this way, system processor 102 may utilize more processing circuits than if area=1 for all three lines.
The equations for FIGS. 6A through 6D may be summarized to include the following equations for the selection of the third point (x2, y2):<FORM>If x0=x1, then let x2=x0+2/(y1−y0) and y2=(y1+y0)/2 (30) </FORM><FORM>If y0=y1, then let y2=y0+2/(x1−x0) and x2=(x1+x0)/2 (31) </FORM><FORM>If y0≠y1 and x0<x1, let y2≧y0 and x2≧x0 and let (area=1 or y2=y0 or x2=x0) (36) </FORM><FORM>If y0≠y1 and x0>x1, let y2>(y1+y0)/2 and x2>(x1+x0)/2 and let (area=1 or y2=y1 or x2=x0) (38) </FORM>
Recall that system processor 102 may begin to select a third point at step 306 in method 300 of FIG. 3 to add to the instructions of step 304 so that the three points form a triangle. At 308, method 300 may begin the selection of the coordinates of the third point (x2, y2).
Equations (30), (31), (36), and (38) may be utilized in the selection of the coordinates of the third point (x2, y2). At 310, method 300 may determine whether x0=x1. If x0=x1, then method 300 may let x2=x0+2/(y1−y0) and y2=(y1+y0)/2 at step 312. If x0≠x1, method 300 may determine at step 314 whether y0=y1. If y0=y1, then method 300 may let y2=y0)+2/(x1−x0) and x2=(x1+x0)/2 at step 316. If y0≠y1, method 300 may proceed to step 318 and derive the equation of the perpendicular bisecting line of straight line 500. Method 300 also may proceed from step 314 to step 320.
At step 320, y0≠y1 and method 300 may determine whether x0<x1. If x0<x1 at step 320, then method 300 may let y2≧y0 and x2≧x0 at step 322. At 324, method 300 further may let area=1 or y2=y0 or x2=x0. If x0 is not less than x1 at step 320, then method 300 may proceed to step 326. At 326, y0≠y1 and x0>x1. At step 328, method 300 may let y2>(y1+y0)/2 and x2>(x1+x0)/2. At 330, method 300 may let area=1 or y2=y1 or x2=x0.
From step 318, step 324, and step 330, method 300 may proceed to step 332. At step 332, method 300 may employ the line equation derived in step 318 and the appropriate input from 324 or 330 to derive the coordinate values (x2, y2) of the third point. From step 312, step 316, and step 332, method 300 may proceed to step 334. At step 334, method 300 may store the coordinate values (x2, y2) of the third point.
In addition to proceeding from step 306 to begin the selection of the coordinates of the third point (x2, y2) at step 308, method 300 also may proceed from step 306 to step 336. At step 336, method 300 may select attribute values K2 for the third point (x2, y2, K2). Method 300 may select attribute values K2 for the third point (x2, y2, K2) so that the selected attribute values may have little to no effect on the calculated attribute values for the pixels along straight line 200. For example, to determine the attributes K2 to be assigned to the vertex (x2, y2), the average value of each attribute of the command string (2) and equation (11) may be utilized.<FORM>draw_line(x0,y0,K0,x1,y1 K1) (1) </FORM><FORM>draw_line(1.51,2.21,8α,240R,0G,56B,23RS,0GS,0BS,4u,256v,3.15,4.48,45α,210R,0G,7B,99RS,180GS,45BS,0u,16v) (2) </FORM><FORM>K2=(K0+K1)/2 (11) </FORM>
The diffuse color alpha (“α”) average value from command string (2) is 26.5 (=(8+45)/2). The diffuse color red (“R”) average value from command string (2) is 275 (=(240+210)/2). The diffuse color green (“G”) average value from command string (2) is 0 (=(0+0)/2). By employing the coordinates from equation (35) and calculating the remaining attributes and, the vertex command string for the third point (K2) may be:<FORM>vertex_K2(3.90,2.21,26.5α,275R,0G,31.5B,61RS,90GS,22.5BS,2u,136v) (39) </FORM>In an alternative embodiment, if system processor 102 received at step 302 information that defined a triangle (x0, y0, K0), (x1, y1, K1), (x2′, y2′, K2′) and a request to render an edge of the triangle into a straight line, then the K2′ attribute values could be adjusted to derive K2 such that K2=(K0+K1)/2.
At step 338, method 300 may combine the (x2, y2) coordinates from step 334 with the derived attributes K2 from step 336 into a vertex_K2 command string. Together, command string (2) and command string (39) make up isosceles triangle 702 of FIG. 7. At step 340, method 300 may combine the instructions from step 304 and the vertex_K2 command string to make up an isosceles triangle primitive. At step 342, drawing processor 114 may receive isosceles triangle primitive 702.
FIG. 8 is a method 800 to develop isosceles triangle primitive 702. A bounding box algorithm may be employed to render isosceles triangle primitive 702 of FIG. 7. A bounding box 902 may be located about straight line 500. Bounding box 902 may be located by getting (Xmin, Ymin) and (Xmax, Ymax) based on the location of starting point 502 and ending point 504 of straight line 500. (Xmin, Ymin) and (Xmax, Ymax) may be the rounded scaled integers of (x0, y0) and (x1, y1). At 802, method 800 may obtain (Xmin, Ymin) and (Xmax, Ymax). At 804, a bounding box 902 may be located about straight line 500 utilizing (Xmin, Ymin) and (Xmax, Ymax).
FIG. 9 is plan view of triangle 702 with bounding box 902 located about straight line 500. Rounding the minimum and maximum values for x and y and scaling the model space coordinates to the screen space coordinates, results in bounding box 902 being located at (Xmin, Ymin) (=(15, 22)) 904 and (Xmax, Ymax) (=(32, 45)) 906.
Rendering straight line 500 of FIG. 9 essentially is an interpolation process that may illuminate those pixels through which straight line 500 may pass. However, rounding the model space coordinate values to screen space integers causes straight lines to be displayed with a stair step appearance (sometimes referred to as “the jaggies”), particularly on lowresolution display screens, such as cell phone screens having relatively few pixels. Thus, it may be important to illuminate pixels near those pixels through which straight line 500 may pass to provide shading or blending that minimizes the jaggies.
Inside isosceles triangle 702 of FIG. 9, there is a linear function K of the x, y location in screen space such that<FORM>K(x,y)=(Ak)(x)+(Bk)(y)+Ck (3) </FORM><FORM>where </FORM>
K=α, R, G, B, RS, GS, BS, u, and v;
(x, y) represent a screen space coordinate for one screen pixel; and
Ak, Bk, and Ck represent linear coefficients.
The linear coefficients, A, B, C may be obtained by equations (4), (5), and (6), which are associated with the three vertices 502, 504, and 704. By deriving the coefficients A, B, C, the attribute's value may be obtained at any desired screen space (x, y) location according to equation (3).
Directly evaluating every attribute value per pixel based on equation (3) may require two multipliers and two adders, which is a very expensive solution. Preferably, a bounding box based algorithm may be used to render pixels neat straight line 500 with only add (“+”) operations. One bounding box based algorithm that employs only add operations utilizes edge equations. The three edges of a triangle may be represented by planer (affine) functions that are negative to the left of the edge, positive to the right of the edge, and zero on the edge:<FORM>E0(x,y)=(A0)(x)+(B0)(y)+C0 (39) </FORM><FORM>E1(x,y)=(A1)(x)+(B1)(y)+C1 (40) </FORM><FORM>E2(x,y)=(A2)(x)+(B2)(y)+C2 (41) </FORM>
The above three equations (39), (40), and (41) require six multiply and six add operations, which is very expensive. By evaluating the point (x+1, y) minus the point (x, y) for each of equations (39), (40), and (41), the resulting equation uses only add operations. For example, for equation (39):<maths id="MATHUS00001" num="1"><math overflow="scroll"><mtable><mtr><mtd><mtable><mtr><mtd><mrow><mrow><mi>E0</mi><mo></mo><mrow><mo>(</mo><mrow><mrow><mi>x</mi><mo>+</mo><mn>1</mn></mrow><mo>,</mo><mi>y</mi></mrow><mo>)</mo></mrow></mrow><mo>=</mo><mi/><mo></mo><mrow><mrow><mrow><mo>(</mo><mi>A0</mi><mo>)</mo></mrow><mo></mo><mrow><mo>(</mo><mi>x</mi><mo>)</mo></mrow></mrow><mo>+</mo><mrow><mo>(</mo><mi>A0</mi><mo>)</mo></mrow><mo>+</mo><mrow><mrow><mo>(</mo><mi>B0</mi><mo>)</mo></mrow><mo></mo><mrow><mo>(</mo><mi>y</mi><mo>)</mo></mrow></mrow><mo>+</mo><mi>C0</mi></mrow></mrow></mtd></mtr><mtr><mtd><mrow><mrow><mo></mo><mrow><mi>E0</mi><mo></mo><mrow><mo>(</mo><mrow><mi>x</mi><mo>,</mo><mi>y</mi></mrow><mo>)</mo></mrow></mrow></mrow><mo></mo><mstyle><mtext> </mtext></mstyle><mo>=</mo><mi/><mo></mo><mrow><mrow><mrow><mo></mo><mrow><mo>(</mo><mi>A0</mi><mo>)</mo></mrow></mrow><mo></mo><mrow><mo>(</mo><mi>x</mi><mo>)</mo></mrow></mrow><mo></mo><mstyle><mtext> </mtext></mstyle><mo></mo><mrow><mrow><mo>(</mo><mi>B0</mi><mo>)</mo></mrow><mo></mo><mrow><mo>(</mo><mi>y</mi><mo>)</mo></mrow></mrow><mo></mo><mi>C0</mi></mrow></mrow></mtd></mtr><mtr><mtd><mrow><mrow><mrow><mi>E0</mi><mo></mo><mrow><mo>(</mo><mrow><mrow><mi>x</mi><mo>+</mo><mn>1</mn></mrow><mo>,</mo><mi>y</mi></mrow><mo>)</mo></mrow></mrow><mo></mo><mrow><mi>E0</mi><mo></mo><mrow><mo>(</mo><mrow><mi>x</mi><mo>,</mo><mi>y</mi></mrow><mo>)</mo></mrow></mrow></mrow><mo>=</mo><mi/><mo></mo><mi>A0</mi></mrow></mtd></mtr></mtable></mtd><mtd><mrow><mo>(</mo><mn>42</mn><mo>)</mo></mrow></mtd></mtr></mtable></math></maths>
An equation for B0 similarly may be obtained:<FORM>E0(x,y+1)−E0(x,y)=B0 (43) </FORM>
In other words, once the initial edge functions E0, E1, E2 is determined for the pixel (Xmin, Ymin), then the edge function for the next pixel to the right on the same horizontal scanline in the +x direction may be obtained by adding A0 or the edge function for the next pixel below on the same vertical line in the +y direction may be obtained by adding B0:<FORM>Ei(Xmin,Ymin)=(Ai)(Xmin)+(Bi)(Ymin)+C0, where (i=0, 1, 2) (44) </FORM><FORM>and </FORM><FORM>Ei(Xmin+1,Ymin)=Ei+A0, where (i=0, 1, 2) (45) </FORM><FORM>Ei(Xmin,Ymin+1)=Ei+B0, where (i=0, 1, 2) (46) </FORM>
The rendering process may also move to the left or up through the additive equations:<FORM>Ei(Xmin−1,Ymin)=Ei−A0, where (i=0, 1, 2) (47) </FORM><FORM>Ei(Xmin,Ymin−1)=Ei−B0, where (i=0, 1, 2) (48) </FORM>
Returning to method 800, method 800 may compute at step 806 the initial values for the three edge equations at the top left pixel of bounding box 902. In the present example, the top left pixel of bounding box 902 is pixel 904. Equation (44) may be employed to compute the initial values for the three edge equations at pixel 904.
At step 808, method 800 may move from the topleft pixel 904 of bounding box 902 towards the right to the next pixel 908. At 810, method 800 may determine whether E0 for the pixel equals zero. If E0 for that pixel is not zero, then method 800 may move at step 812 to the pixel to the right and return to step 810.
Recall that the E0 edge of a triangle may be represented by planer (affine) function that is zero on the edge. If E0=0, then method 800 has reached the pixel that contains (x0, y0). If E0 for that pixel is equal to zero, then method 800 may conclude at step 814 that the pixel contains the starting point 502 (x0, y0) of straight line 500. At step 816, method 800 may determine whether to rasterize the pixel.
Not all pixels will give illumination to straight line 500. Some pixels may provide shading or blending and other pixels may provide a direct indication of straight line 500. However, the majority of pixels within bounding box 902 most likely will not give any illumination to straight line 500 and thus will not be rasterized. By skipping pixel within bounding box 902, the speed at which straight line 500 may be rendered may be increased.
FIG. 10 is a plan view of isosceles triangle 702. Recall that the three edges of a triangle may be represented by planer (affine) functions that are negative to the left of the edge, positive to the right of the edge, and zero on the edge. Pixels outside of isosceles triangle 702 are shown with a negative sign “−” and pixels inside isosceles triangle 702 with respect to straight line 500 (edge E0) are shown with a plus sign “+”. Pixels on the edge E0 perimeter of isosceles triangle 702 are shown with a zero “0.” Equations (39), (40), and (41) may be used to determine the −, +, 0 of each pixel.
For any given horizontal or vertical scan line, only the negative pixel or positive pixel immediately adjacent to the zero (“0”) pixel may give illumination to straight line 500. Also included within FIG. 10 is a boundary 1002. Within boundary 1002 may be all pixels that potentially may have an effect on the display of straight line 500. Outside boundary 1002 may be all pixels that may have no effect on the display of straight line 500. An efficient rasterization of straight line 500 may evaluate for rasterization only those pixels located within boundary 1002.
With starting point (x0, y0) located at step 814, method 800 may evaluate for rasterization the negative pixels and/or positive pixels immediately adjacent to this zero (“0”) pixel. At step 818, method 800 may compute the values for the three edge equations of Ei((x0)−1, y0) and may determine whether to rasterize the pixel. At step 820, method 800 may compute the values for the three edge equations of Ei(x0, (y0)−1) and determine whether to rasterize the pixel. At step 822, method 800 may compute the values for the three edge equations of Ei((x0)+1, y0) and determine whether to rasterize the pixel.
At step 824, method 800 may set a horizontal incremental value f=0 and a vertical incremental value g=1. By setting the horizontal incremental value f=0 and the vertical incremental value g=1, method 800 may move vertically down one pixel to evaluate that pixel. At step 826, method 800 may determine whether (x0+f, y0)+g)=(x1, y1). If (x0+f, y0)+g) does equal (x1, y1), then method 800 has reached the pixel containing endpoint 504 of straight line 500 and proceeds to step 854. If (x0+f, y0+g) does not equal (x1, y1), then method 800 has not reached the pixel containing endpoint 504 of straight line 500.
If (x0+f, y0+g) does not equal (x1, y1), method 800 may determine whether the value for edge equation Ei(x0+f, y0+g) is negative, zero, or positive at step 828.
If the value for edge equation Ei(x0+f, y0+g) is negative, then method 800 may compute the values for the edge equation Ei(x0+f, y0+g) and may determine whether to rasterize the pixel at step 830. At step 832, method 800 may compute the values for the edge equation Ei(x0+f+1, y0+g) and may determine whether to rasterize the pixel. At step 834, method 800 may compute the values for the edge equation Ei(x0+f+2, y0+g) and may determine whether to rasterize the pixel.
At step 836, set f=f+1 and g=g+1 and method 800 may return to step 826.
If the value for edge equation Ei(x0+f, y0+g) is zero, then method 800 may compute the values for the edge equation Ei(x0+f−1, y0+g) and may determine whether to rasterize the pixel at step 838. At step 840, method 800 may compute the values for the edge equation Ei(x0+f, y0+g) and may determine whether to rasterize the pixel. At step 842, method 800 may compute the values for the edge equation Ei(x0+f+1, y0+g) and may determine whether to rasterize the pixel.
At step 844, set g=g+1 and method 800 may return to step 826.
If the value for edge equation Ei(x0+f, y0+g) is positive, then method 800 may compute the values for the edge equation Ei(x0+f, y0+g) and may determine whether to rasterize the pixel at step 846. At step 848, method 800 may compute the values for the edge equation Ei(x0+f−1, y0+g) and may determine whether to rasterize the pixel. At step 850, method 800 may compute the values for the edge equation Ei(x0+f−2, y0+g) and may determine whether to rasterize the pixel.
At step 852, set f=f−1 and g=g+1 and method 800 may return to step 826.
If (x0+f, y0+g) does equal (x1, y1) at step 826, then the rasterization process may have reached that pixel that contains endpoint 504 of straight line 500 and method 800 may conclude at step 854 that the pixel contains the ending point 504 (x1, y1) of straight line 500.
At step 856, method 800 may compute the values for the three edge equations of Ei(x1, y1) and may determine whether to rasterize the pixel. At step 858, method 800 may compute the values for the three edge equations of Ei((x1)−1, y0) and may determine whether to rasterize the pixel. At step 860, method 800 may compute the values for the three edge equations of Ei(x1, (y0)+1) and may determine whether to rasterize the pixel. At step 862, method 800 may compute the values for the three edge equations of Ei((x1)+1, y0) and may determine whether to rasterize the pixel.
If method 800 determines not to rasterize a given pixel, then no rasterization information for that given pixel is stored in drawing memory 112. If method 800 determines to rasterize a given pixel, then the rasterization information may be stored in drawing memory 112. The stored rasterization information may include a compiled set of display points that define a two dimensional representation of a straight line graphic object. In the present example, the straight line graphic object is base 500 of FIG. 7.
With the relevant pixels fully rasterized and the bitmap information stored in drawing memory 112, method 800 may pass the bitmap information to frame buffer 116 of FIG. 1 at step 864. At step 866, frame buffer 116 may pass the bitmap information to display screen 118, where a screen space straight line of model space line 500 may be displayed.
In addition to the above, method 800 may employ additional devicelevel techniques to smooth a stair step appearance of a raster straight line segment, such as the digital differential analyzer (DDA) algorithm and Bresenahm's line algorithm. Both the DDA algorithm and Bresenahm's line algorithm are based on adjusting pixel intensities along the line path.
It is not necessary to test all three edges of triangle 702. Prior to testing, it is known that Edge E0 is the base of triangle 702, and therefore the desired line. The remaining two edges were predetermined and, thus, information is known about the two remaining edges of triangle 702. In testing Edge E0, the process essentially just straddle's the line, and whether or not the process cross the remaining two edges may make little difference in the process. Crossing one of the remaining two edges may inform the process that it has reached the end of the line, but the bounding box provides a technique for already making such a determination. Thus, it may only be necessary to test edge E0 to rasterize the line.
FIG. 11 is a computer system 1100 with which some embodiments may be implemented. In some embodiments, the disclosed techniques may be hardcoded into hardware devices dedicated specifically for graphics production and/or implemented in computer executable instructions stored in a computer readable medium (software).
The computer system 1100 may include a bus 1105, a processor 1110, a system memory 1115, a readonly memory 1120, a permanent storage device 1125, input devices 1130, output devices 1135, and an alternative processor 1140.
The bus 1105 may collectively represent all system, peripheral, and chipset buses that communicatively connect the numerous internal devices of the computer system 1100. For instance, the bus 1105 may communicatively connect the processor 1110 with the readonly memory 1120, the system memory 1115, and the permanent storage device 1125.
The readonlymemory (ROM) 1120 may store static data and instructions that may be needed by the processor 1110 and other modules of the computer system. The permanent storage device 1125, on the other hand, may be a readandwrite memory device. This device may be a nonvolatile memory unit that stores instruction and data even when the computer system 1100 may be off. Some embodiments may utilize a massstorage device (such as a magnetic or optical disk and its corresponding disk drive) as the permanent storage device 1125. Other embodiments may utilize a removable storage device (such as a floppy disk or zip® disk, and its corresponding disk drive) as the permanent storage device.
Like the permanent storage device 1125, the system memory 1115 may be a readandwrite memory device. However, unlike storage device 1125, the system memory may be a volatile readandwrite memory, such as a random access memory (RAM). The system memory may store some of the instructions and data that the processor needs at runtime.
In some embodiments, instructions and/or data needed to perform methods disclosed herein may be stored in the system memory 1115, the permanent storage device 1125, the readonly memory 1120, or any combination of the three. For example, the various memory units may contain instructions of an application and/or graphics data generated by the application. In some embodiments, the system memory 1115 and/or the permanent storage device 1125 may comprise a cache and/or buffer.
From these various memory units, the processor 1110 may retrieve instructions to execute and data to process to perform the processes disclosed herein. In some embodiments, the processor 1110 may utilize an onchip cache 1112 to hold data recently accessed or produced by the processor 1110. In some embodiments, the alternative processor 1140 may execute instructions and processes data to perform the processes disclosed herein.
The bus 1105 also may connect to the input and output devices 1130 and 1135. The input devices 1130 may enable a user to communicate information and select commands to the computer system 1100. The input devices 1130 may include alphanumeric keyboards and cursorcontrollers. The output devices 1135 may print or display images generated by the computer system 1100. The output devices may include printers and display devices, such as cathode ray tubes (CRT) or liquid crystal displays (LCD).
Finally, as shown in FIG. 11, the bus 1105 also may couple the computer system 1100 to a network 1165 through, for example, a network adapter (not shown). In this manner, the computer system 1100 may be a part of a network of computers (such as a local area network (“LAN”), a wide area network (“WAN”), or an Intranet) or a network of networks (such as the Internet). Any or all of the components of the computer system 1100 may be used. However, one of ordinary skill in the art would appreciate that any other system configuration also may be used.
Use of existing 3D graphics accelerator routines minimizes the power needed to generate a line. This is important particularly in low power resource systems, such as a cell phone and a watch.
While details have been described with reference to numerous specific details, one of ordinary skill in the art will recognize that the details may be embodied in other specific forms without departing from the spirit of the disclosure. Thus, one of ordinary skill in the art would understand that the disclosed details are not to be limited by the foregoing illustrative details, but rather is to be defined by the appended claims.
Those of skill in the art would understand that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosure. Moreover, method steps may be interchanged without departing from the scope of the disclosure.
The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor also may be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CDROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such the processor may be read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or utilize the same. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the disclosure. Thus, the present disclosure is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.