Digital transmission circuit and method providing selectable power consumption via multiple weighted driver slices

• US 20060172715A1
• Filed: 02/03/2005
• Published: 08/03/2006
• Est. Priority Date: 02/03/2005
• Status: Active Grant

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Nowka, Kevin John, Carballo, Juan-Antonio, Vo, Ivan, Yoo, Seung-moon
• Granted Patent: US 7,353,007 B2
• Time in Patent Office: Days
• US Class Current: 455/127.200
• CPC Class Codes: H04L 25/0272 Arrangements for coupling to multiple lines, e.g. for differential transmission
• CPC Class Codes: H04L 25/028 Arrangements specific to the transmitter end
• CPC Class Codes: H04L 25/0292 Arrangements specific to the receiver end

Abstract

A digital transmission circuit and method providing selectable power consumption via multiple weighted driver slices improves the flexibility of an interface while reducing transmitter power consumption, area and complexity when possible. A cascaded series of driver stages is provided by a set of parallel slices and a control logic that activates one or more of the slices, which combine to produce a cascaded active driver circuit. The power consumption/drive level selectability of the slice combination provides a driver that can be fine-tuned to particular applications to provide the required performance at a minimum power consumption level.

Claims

1. A transmission circuit for transmitting a digital signal to one or more interface conductors, comprising:

a plurality of parallel driver slices each comprising a plurality of cascaded driver stages, wherein said slices have common output nodes at each stage, whereby drive currents of said stages are generated as the sum of unequal individual drive currents of each slice at each particular stage; and

a control logic for selectively enabling said parallel driver slices, whereby a subset of said plurality of parallel drive slices can be enabled to select a power consumption and performance level.

2. The transmission circuit of claim 1, wherein said individual drive currents of each slice at each particular stage are weighted to different values to provide a range of selectable drive levels exceeding N:

1, where N is the number of said driver slices.

3. The transmission circuit of claim 2, wherein said individual drive currents at each slice at each particular stage are weighted by powers of two, whereby a binary selection of transmitter current is provided.

4. The transmission circuit of claim 2, wherein said individual drive currents at each slice at each particular stage are weighted by arbitrary factors, whereby a selection of transmitter current is provided in accordance with a discrete set of transmitter power requirements.

5. The transmission circuit of claim 1, wherein each of said slices comprises a plurality of inverters connected in series and wherein at least two of said inverters have power supply connections connected to at least one common virtual supply rail and wherein said transmission circuit further comprises at least one power supply control transistor having a control input coupled to said control logic, whereby said at least two inverters are enabled and disabled.

6. The transmission circuit of claim 1, wherein each of said slices comprises a plurality of buffers connected in series and wherein at least two of said buffers have power supply connections connected to at least one common virtual supply rail and wherein said transmission circuit further comprises at least one power supply control transistor having a control input coupled to said control logic, whereby said at least two buffers are enabled and disabled.

7. The transmission circuit of claim 1, further comprising a decoder for receiving a plurality of select signals and generating an enable signal for each slice.

8. The transmission circuit of claim 7, further comprising a programmable register for receiving a value corresponding to a transmitter signal level and holding said value, and wherein outputs of said programmable register are coupled to said decoder for providing said plurality of select signals.

9. The transmission circuit of claim 1, wherein each of said slices comprises a plurality of inverters connected in series and each further comprise at least one power supply control transistor having a control input coupled to said control logic, whereby said inverters are enabled and disabled, and wherein said at least one power supply control device has a threshold voltage greater than that of transistors forming said inverters.

10. The transmission circuit of claim 1, wherein each of said slices comprises a plurality of buffers connected in series and each further comprise at least one power supply control transistor having a control input coupled to said control logic, whereby said buffers are enabled and disabled, and wherein said at least one power supply control device has a threshold voltage greater than that of transistors forming said buffers.

11. An interface including:

a transmission circuit for transmitting a digital signal to one or more interface conductors, comprising

an output driver having a plurality of parallel driver slices each comprising a plurality of cascaded driver stages, wherein said slices have common output nodes at each stage, whereby a drive current at each stage is generated as the sum of unequal individual drive currents of each slice at each stage and a control logic for selectively enabling said parallel driver slices in response to one or more control signals, whereby a subset of said plurality of parallel drive slices can be enabled to select a power consumption and performance level; and

an interface quality measurement circuit for providing said one or more control signals in response to a determination of quality of signals on said interface conductors.

12. The interface of claim 11, wherein said interface quality measurement circuit is located on a remote side of said interface conductors opposite said output driver, and further comprising:

a second transmission circuit located on said remote side of said interface and coupled to said interface conductors and said interface quality measurement circuit for transmitting indications of said signal quality determination;

a receiver on a local side of said interface and coupled to said one or more interface conductors for receiving said indications from said remote side of said interface and for providing said one or more control signals in response to said received indications.

13. The interface of claim 11, wherein said interface quality measurement circuit is located on a local side of said interface conductors along with said output driver, and wherein said interface quality measurement circuit is coupled to said control circuit for providing said one or more control signals.

14. The interface of claim 11, wherein said individual drive currents of each slice at each particular stage are weighted to different values to provide a range of selectable drive levels exceeding N:

1, where N is the number of said driver slices.

15. A method of controlling power consumption in an digital interface transmitter, comprising:

receiving an indication of that power consumption of said interface transmitter may be reduced; and

disabling one or more differently-weighted parallel driver slices in response to said indication to reduce said power consumption.

16. The method of claim 15, wherein said disabling programs individual drive currents of each slice at each stage of said slice as a weight of different values to provide a range of selectable drive levels exceeding N:

1, where N is the number of said driver slices.

17. The method of claim 16, wherein said disabling programs individual drive currents at each slice at each stage as a weight of powers of two, whereby a binary selection of transmitter current is provided.

18. The method of claim 16, wherein said disabling programs individual drive currents at each slice at each stage by a weight of arbitrary factors, whereby a selection of transmitter current is provided in accordance with a discrete set of transmitter power requirements.

19. The method of claim 15, further comprising:

measuring a quality of an interface signal on said interface signal lines;

determining whether or not said quality is above a threshold level; and

in response to determining that said quality is above a threshold level, generating said indication.

20. The method of claim 19, wherein said measuring and determining are performed at a remote side of said interface signal lines opposite said interface transmitter and wherein said method further comprises communicating a state of said indication to a receiver at a local side of said interface signal lines whereby said state of said indication is used to perform said disabling at said local side of said interface.