Wireless hardware debugging

• US 20060179374A1
• Filed: 02/07/2006
• Published: 08/10/2006
• Est. Priority Date: 02/08/2005
• Status: Abandoned Application

• Current Assignee: Finisar Corporation (II-VI Incorporated)
• Original Assignee: Finisar Corporation (II-VI Incorporated)
• Inventors: Noble, Gayle
• Application Number:
  US11/348,745
• Publication Number:
  US 20060179374A1
• Time in Patent Office: Days
• US Class Current: 714/727
• CPC Class Codes: G01R 31/2815 Functional tests, e.g. boundary scans, using the normal I/O contacts contacting devices G01R31/2808; testing digital circuits G01R31/317, G06F11/00
• CPC Class Codes: G01R 31/3025 Wireless interface with the DUT
• CPC Class Codes: G01R 31/318555 Control logic
• CPC Class Codes: G01R 31/318572 Input/Output interfaces
• CPC Class Codes: G01R 31/31905 Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture

Abstract

Embodiments disclosed relate to wireless debugging of digital circuitry. A boundary scan system for debugging a digital circuit includes a boundary scan interface configured to couple to the digital circuit. The system further includes a first wireless port coupled to the boundary scan interface. The system further includes a second wireless port in wireless communication with the first wireless port for allowing bidirectional communication between the first and second wireless ports. The system further includes a boundary scan debugging device coupled to the second wireless port. The boundary scan debugging device includes a processor configured to conduct a boundary scan analysis of the digital circuit across the wireless connection between the first and second wireless ports. Suitable boundary scan techniques and instructions for testing a digital circuit are set forth in IEEE 1149.

Claims

1. An electronic device comprising:

a first boundary scan interface coupled to a first digital circuit, the first boundary scan interface including;

a shift register stage coupled to the first digital circuit; and

a test access port, the test access port including a test clock input pin, a test mode select input pin, a test data input pin, and a test data output pin connection;

a first wireless port coupled to the first boundary scan interface; and

a housing encasing the first boundary scan interface and the first wireless port.

2. The device of claim 1, further comprising:

a plurality of boundary scan interfaces coupled to a plurality of digital circuits, the plurality of digital circuits including the first digital circuit, and the plurality of boundary scan interfaces including the first boundary scan interface, wherein each of the plurality of boundary scan interfaces is coupled to the first wireless port.

3. The device of claim 1, wherein the device is a data processing system including a central processing unit, and wherein the first digital circuit is a digital circuit located on a printed circuit board along with other components of the data processing system.

4. A boundary scan system for debugging a first digital circuit, the system comprising:

a first boundary scan interface coupled to the first digital circuit;

a first wireless port coupled to the first boundary scan interface;

a second wireless port in wireless communication with the first wireless port configured so as to provide a bidirectional wireless connection between the first and second wireless ports; and

a boundary scan debugging device coupled to the second wireless port, the boundary scan debugging device including a processor configured to conduct a boundary scan analysis of the first digital circuit across the wireless connection.

5. The system of claim 4, wherein the first boundary scan interface includes a shift register stage coupled to the first digital circuit.

6. The system of claim 4, further comprising:

a plurality of boundary scan interfaces coupled to a plurality of digital circuits, the plurality of digital circuits including the first digital circuit, and the plurality of boundary scan interfaces including the first boundary scan interface, wherein each of the plurality of boundary scan interfaces is coupled to the first wireless port.

7. The system of claim 6, wherein the plurality of digital circuits are located on a printed circuit board.

8. The system of claim 6, wherein the plurality of digital circuits are located within the housing of a data processing system.

9. The system of claim 4, wherein the first wireless port and the first digital circuit are located within a housing of a data processing system.

10. The system of claim 4, wherein the first wireless port is located external to a housing of a data processing system and the first digital circuit is located internal to the housing of the data processing system.

11. The system of claim 4, wherein an antenna for transmission of wireless signals extends outside of a housing encasing the first digital circuit and the first wireless port.

12. The system of claim 4, wherein the second wireless port communicates with the boundary scan debugging device across a network.

13. The system of claim 12, wherein the network includes the Internet.

14. The system of claim 4, further comprising an electro-magnetic shielding configured to shield the first digital circuit from electro-magnetic waves emitted by the first wireless port.

15. The system of claim 4, wherein the boundary scan debugging device tests the first digital circuit for integrity according to an IEEE 1149 standard.

16. The system of claim 4, wherein the first boundary scan interface is coupled to each signal pin of the first digital circuit to directly control the first digital circuit and to identify at least one of unconnected pins, a missing device, an incorrect or rotated device, hardware/software integration testing, and failure of the first digital circuit, whether the first digital circuit performs its required function, whether the first digital circuit is interconnected to a printed circuit board according to its specification, and to confirm whether the first digital circuit interacts correctly with other components of a device in which the first digital circuit operates.

17. The system of claim 4, wherein the first boundary scan interface includes a test clock (TCK) input, a test mode select (TMS) input, a test data (TDI) input and a test data (TDO) output.

18. The system of claim 17, wherein the first boundary scan interface further includes a test reset (TRST) input that allows for asynchronous initialization of test logic.

19. A method for boundary-scan testing a digital circuit, the method comprising:

wirelessly transmitting a boundary scan instruction to a wireless port in communication with a boundary scan interface coupled to a digital circuit, the boundary scan instruction identifying a test data register connected between a test data input (TDI) and a test data output (TDO) of the boundary scan interface; and

wirelessly receiving a result of execution of the boundary scan instruction, the result indicating whether the digital circuit conforms to a predefined function.

20. A method according to claim 19, wherein the predefined function includes at least one of whether the digital circuit is properly installed in a device, whether the digital circuit is correctly interacting with other components of the device, and whether the digital circuit is performing according to its intended performance.

21. A method according to claim 19, wherein the instruction is part of a JTAG boundary scan analysis of the digital circuit according to an IEEE 1.1149 standard.

22. The method of claim 19, wherein the boundary scan instruction is also transmitted across a network.

23. The method of claim 22, wherein the network includes the Internet

24. The method of claim 19, further comprising:

shielding the digital circuit from electo-magnetic waves emitted by the first wireless port.

25. The method of claim 19, further comprising:

using directional wireless transmission and isolation of the wireless transmission components to reduce interference.

26. The method of claim 19, wherein the instruction includes at least one of the following:

a public instruction, a private instruction, a BYPASS instruction, a boundary-scan register instruction, a SAMPLE instruction, a PRELOAD instruction, an EXTEST instruction, an INTEST instruction, a RUNBIST instruction, a CLAMP instruction, a device identification register instruction, an IDCODE instruction, a USERCODE instruction, or a HIGHZ instruction or any combination of these instructions.