Alterable application specific integrated circuit (ASIC)
First Claim
Patent Images
1. A three-dimensional semiconductor device, comprising:
- a plurality of circuit blocks; and
a configuration circuit to control a portion of the circuit blocks, said configuration circuit further comprising;
a first set of memory elements to store a first instruction; and
a second set of memory elements to store a second instruction; and
a first global control signal to couple or decouple the first set of memory elements from the configuration circuit; and
a second global control signal to couple or decouple the second set of memory elements from the configuration circuits;
wherein, the global control signals select the first or second instruction to control said portion of the circuit blocks.
6 Assignments
0 Petitions
Accused Products
Abstract
A highly economical alterable ASIC implements partitioned segments of an ASIC design in a smaller Silicon foot-print, each segment utilizing the entire IC. The device is able to switch quickly between the multiple segments with global control signals, without incurring long delays to reconfigure configuration memory. The alterable ASIC comprises programmable logic blocks and a configuration circuit with multiple sets of configuration memory, each set programmed to hold an optimized segment. Either random access memory (RAM) or mask configured read only memory (ROM) store the partitioned segments.
-
Citations
20 Claims
-
1. A three-dimensional semiconductor device, comprising:
-
a plurality of circuit blocks; and
a configuration circuit to control a portion of the circuit blocks, said configuration circuit further comprising;
a first set of memory elements to store a first instruction; and
a second set of memory elements to store a second instruction; and
a first global control signal to couple or decouple the first set of memory elements from the configuration circuit; and
a second global control signal to couple or decouple the second set of memory elements from the configuration circuits;
wherein, the global control signals select the first or second instruction to control said portion of the circuit blocks. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A programmable storage unit in an integrated circuit that generates an output coupled to a capacitive node of a programmable circuit, said storage unit comprising:
-
a first select device coupled to said output; and
a first configuration memory circuit coupled to said first select device; and
a first control signal coupled to said first select device to selectively couple or decouple said first configuration memory circuit from said output; and
a second select device coupled to said output; and
a second configuration memory circuit coupled to said second select device; and
a second control signal coupled to said second select device to selectively couple or decouple said second configuration memory circuit from said output;
wherein, the output value can be switched between the first and second configuration memory bits by activating said first or second control signals respectively. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. A semiconductor device comprising a circuit block programmable to a plurality of user specifications by a configuration circuit, wherein the configuration circuit comprises:
-
a first set of memory elements to store a first specification; and
a second set of memory elements to store a second specification; and
one or more control signals to switch between said first or second specification to program the circuit block. - View Dependent Claims (19, 20)
-
Specification