×

Control system and communication system for digital mixer

  • US 20060218321A1
  • Filed: 03/15/2006
  • Published: 09/28/2006
  • Est. Priority Date: 03/24/2005
  • Status: Abandoned Application
First Claim
Patent Images

1. A control system comprising:

  • a first class bus provided for transmitting data in a serial form;

    a plurality of first class devices connected to the first class bus, each first class device having a unique address, each first class device transmitting and receiving a first class packet including a source address and a destination address in terms of the unique addresses via the first class bus, thereby establishing mutual data communication among the first class devices;

    a plurality of second class buses provided in association with at least some of the first class devices, each second class bus being connected to each first class device separately from other first class device;

    a plurality of second class devices connected to the second class buses;

    a controllable element of a first type which is directly controlled by the first class device without using the second class device;

    a plurality of controllable elements of a second type which is controlled by the second class device;

    an element type determination section contained in each of the first class devices, for receiving from the first class bus a first class packet which includes identification information for identifying a controllable element and control data for specifying control content associated with the identified controllable element, the element type determination section determining whether the identified controllable element is the first type or the second type on the basis of the identification information included in the received first class packet;

    a first setup section contained in each of the first class devices for establishing a state of the controllable element of the first type on the basis of the control data when the element type determination section determines that the identified controllable element is the first type;

    a second class packet transmitter contained in each of the first class devices for transmitting a second class packet via the second class bus to a target second class device via the second class bus when the element type determination section determines that the identified controllable element is the second type, the second class packet being composed of designation information for designating the target second class device, the identification information and the control data;

    a self-designation determination section contained in each of the second class devices for determining whether each second class device is designated as the target second class device by the second class packet and therefore the second class packet is capable of controlling a controllable element of the second type by the target second class device;

    a second setup section contained in each of the second class devices for establishing a state of the controllable element of the second type on the basis of the control data in the second class packet when the self-designation determination section determines that the second class packet designates the concerned second class device as the target second class device;

    a second class data transmitter contained in each of the second class devices for detecting a manipulation of the controllable element of the second type belonging to the concerned second class device, and outputting second class data via the second class bus, the second class data being composed of identification information identifying the controllable element and control data indicating the detected manipulation of the controllable element; and

    a first class packet transmitter contained in each of the first class devices for transmitting a first class packet via the first class bus, the first class packet containing the second class data received from the second class bus and a source address and a destination addresses of the first class packet in terms of the unique addresses of the first class devices.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×