Efficient in-rush current limiting circuit with dual gated bidirectional hemts
First Claim
1. A boost converter comprising:
- an input rectifying bridge adapted to rectify an input AC voltage;
a first inductor connected to the input rectifying bridge;
an output capacitor coupled to first inductor for connection to a DC bus;
a first bidirectional semiconductor switch coupled between the output capacitor and the first inductor;
a second inductor magnetically coupled to the first inductor with a first end connected to a common ground; and
a second bidirectional semiconductor switch positioned between the second inductor and the output capacitor.
2 Assignments
0 Petitions
Accused Products
Abstract
A boost converter in accordance with an embodiment of the present application includes an input rectifying bridge adapted to rectify an input AC voltage, a first inductor connected to the input rectifying bridge, a output capacitor coupled to first inductor for connection to a DC bus, a first bidirectional semiconductor switch coupled between the output capacitor and the first inductor, a second inductor positioned adjacent to the first inductor with a first end connected to a common ground and a second bidirectional semiconductor switch positioned between the second inductor and the output capacitor. An inrush control device may be provided to control the first and second bidirectional semiconductor switches to prevent current inrush.
18 Citations
9 Claims
-
1. A boost converter comprising:
-
an input rectifying bridge adapted to rectify an input AC voltage;
a first inductor connected to the input rectifying bridge;
an output capacitor coupled to first inductor for connection to a DC bus;
a first bidirectional semiconductor switch coupled between the output capacitor and the first inductor;
a second inductor magnetically coupled to the first inductor with a first end connected to a common ground; and
a second bidirectional semiconductor switch positioned between the second inductor and the output capacitor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification