Please download the dossier by clicking on the dossier button x
×

Method for Non-Volatile Memory with Background Data Latch Caching During Erase Operations

  • US 20060233023A1
  • Filed: 05/05/2006
  • Published: 10/19/2006
  • Est. Priority Date: 04/01/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method of operating a non-volatile memory having addressable pages of memory cells, comprising:

  • providing for each memory cell of an addressed page a set of data latches having capacity for latching a predetermined number of bits;

    performing an erase operation on a designated group of pages; and

    contemporaneously with the erase operation, performing operations on the set of data latches with data related to one or more subsequent memory operations on the memory array.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×