Method for encapsulating a semiconductor device and semiconductor device
First Claim
Patent Images
1. A method for encapsulating a semiconductor device which comprises at least one semiconductor chip arranged on a substrate, the method comprising:
- applying an elastic dam to the semiconductor chip;
introducing the semiconductor chip arranged on the substrate into a mold comprising a lower mold half and an upper mold half;
closing the mold so that the elastic dam is completely contacted by an inner surface of the upper mold half; and
encapsulating the semiconductor device with a molding compound.
1 Assignment
0 Petitions
Accused Products
Abstract
One aspect of the invention relates to a method for encapsulating a semiconductor device which has at least one semiconductor chip arranged on a substrate. The method includes application of an elastic dam to the semiconductor chip, introduction of the semiconductor chip arranged on the substrate into a mold including a lower mold half and an upper mold half, closing of the mold so that the elastic dam is completely contacted by an inner surface of the upper mold half, and encapsulation of the semiconductor device with a molding compound.
40 Citations
24 Claims
-
1. A method for encapsulating a semiconductor device which comprises at least one semiconductor chip arranged on a substrate, the method comprising:
-
applying an elastic dam to the semiconductor chip;
introducing the semiconductor chip arranged on the substrate into a mold comprising a lower mold half and an upper mold half;
closing the mold so that the elastic dam is completely contacted by an inner surface of the upper mold half; and
encapsulating the semiconductor device with a molding compound. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A semiconductor device comprising:
-
a semiconductor chip applied to a substrate and encapsulated in a package, the semiconductor chip and the substrate respectively having a first surface and a second surface;
wherein the semiconductor chip rests with its second surface on the second surface of the substrate; and
wherein the semiconductor chip comprises on its first surface a dam delimiting a surface area to be sealed. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24)
-
Specification