×

Idle-element prediction circuitry and anti-thrashing logic

  • US 20060259791A1
  • Filed: 05/10/2005
  • Published: 11/16/2006
  • Est. Priority Date: 05/10/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method of reducing power consumption of a programmable processor comprising:

  • monitoring time since a last call for an operation of one of a plurality of functional units of the programmable processor;

    monitoring time since a last prior shut down of the one functional unit;

    when the time since the last call exceeds a current threshold, shutting down the one functional unit, so as to reduce power consumed by the one functional unit;

    reactivating the one functional unit in response to a later call for operation of the one functional unit; and

    if at the time of reactivating the one functional unit, the time since the shutting down is less than a set value, increasing the current threshold to a new higher threshold.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×