Method and apparatus for extending processing time in one pipeline stage
First Claim
1. A method of arranging plural circuits, comprising:
- a) arranging a plurality of substantially similar signal processing circuits together in a predefined pattern so that a signal transfer delay time between each signal processing circuit in the plurality of signal processing circuits is substantially the same; and
b) providing in ones of said plurality of signal processing circuits;
one or more signal processing circuits for receiving data signals, one or more circuits for processing the plurality of data signals according to an algorithm, and one or more circuits for receiving the plurality of data signals from an input and for transferring the input data signals to other signal processing circuits for processing therein.
0 Assignments
0 Petitions
Accused Products
Abstract
A single channel or multi-channel system that requires the execution time of a pipeline stage to be extended to a time longer than the time interval between two consecutive input data. Each processor in the system has an input and output port connected to a “bypass switch” (or multiplexer). Input date is sent either to a processor, for processing, or to a processor output port, in which case no processing is performed, through a register using at least one clock cycle to move date from register input to register output. For a single channel requiring an execution time twice the time interval between two consecutive input data, two processors are interconnected by the bypass switch. Data flows from the first processor at the input of the system, through the bypass switches of the interconnected processors, to the output. The bypass switches are configures with respect to the processors such that the system data rate is independent of processor number.
38 Citations
6 Claims
-
1. A method of arranging plural circuits, comprising:
-
a) arranging a plurality of substantially similar signal processing circuits together in a predefined pattern so that a signal transfer delay time between each signal processing circuit in the plurality of signal processing circuits is substantially the same; and
b) providing in ones of said plurality of signal processing circuits;
one or more signal processing circuits for receiving data signals, one or more circuits for processing the plurality of data signals according to an algorithm, and one or more circuits for receiving the plurality of data signals from an input and for transferring the input data signals to other signal processing circuits for processing therein. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification