Semiconductor devices having different gate dielectric layers and methods of manufacturing the same
First Claim
1. A semiconductor device comprising:
- a first transistor comprising a first channel region of a first conductivity type located at a first surface region of a semiconductor substrate, a first gate dielectric which includes a first HfO2 layer located over the first channel region, and a first gate located over the first gate dielectric, wherein the first gate includes a first polysilicon layer doped with an impurity of the first conductivity type; and
a second transistor comprising a second channel region of a second conductivity type located at a second surface region of the semiconductor substrate, a second gate dielectric which includes a second HfO2 layer and an Al2O3 layer located over the second channel region, and a second gate located over the second gate dielectric, wherein the second gate includes a second polysilicon layer doped with an impurity of the second conductivity type, wherein the second conductivity type is opposite the first conductivity type.
1 Assignment
0 Petitions
Accused Products
Abstract
A first transistor includes a first channel region of a first conductivity type located at a first surface region of a semiconductor substrate, a first gate dielectric which includes a first HfO2 layer located over the first channel region, and a first gate located over the first gate dielectric. The first gate includes a first polysilicon layer doped with an impurity of the first conductivity type. The second transistor includes a second channel region of a second conductivity type located at a second surface region of the semiconductor substrate, a second gate dielectric which includes a second HfO2 layer and an Al2O3 layer located over the second channel region, and a second gate located over the second gate dielectric. The second gate includes a second polysilicon layer doped with an impurity of the second conductivity type, and the second conductivity type is opposite the first conductivity type.
-
Citations
42 Claims
-
1. A semiconductor device comprising:
-
a first transistor comprising a first channel region of a first conductivity type located at a first surface region of a semiconductor substrate, a first gate dielectric which includes a first HfO2 layer located over the first channel region, and a first gate located over the first gate dielectric, wherein the first gate includes a first polysilicon layer doped with an impurity of the first conductivity type; and
a second transistor comprising a second channel region of a second conductivity type located at a second surface region of the semiconductor substrate, a second gate dielectric which includes a second HfO2 layer and an Al2O3 layer located over the second channel region, and a second gate located over the second gate dielectric, wherein the second gate includes a second polysilicon layer doped with an impurity of the second conductivity type, wherein the second conductivity type is opposite the first conductivity type. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A method of manufacturing a semiconductor device, comprising:
-
forming a first high-k material layer over a first MOS region and a second MOS region of a semiconductor substrate, the first MOS region having a first channel of a first conductivity type, and the second MOS region having a second channel of a second conductivity type which is opposite the first conductivity type;
annealing the first high-k material layer;
forming a second high-k material layer over the annealed first high-k material layer, wherein the second high-k material layer has a different material composition than the first high-k material layer;
annealing the second high-k material layer;
selectively removing the annealed second high-k material layer in one of the first and the second MOS regions to expose the annealed first high-k material layer in the other of the first and second MOS regions; and
forming a conductive layer over the first and second high-k material layers. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42)
-
Specification