Method and apparatus for using dual bit decisions to measure bit errors and event occurences
First Claim
1. A bit error rate tester circuit, comprising:
- a plurality of decision circuits operative to provide a respective bit decision output signal in response to an input signal, the bit decision output signal including input signal magnitude information measured over a sample window period; and
a comparator circuit, operative to provide an event occurrence signal in response to the bit decision output signals from each of the plurality of decision circuits.
2 Assignments
0 Petitions
Accused Products
Abstract
An apparatus and method for measuring errors and event occurrences in a multi-valued data stream by using a dual decision bit error rate tester is disclosed. The Bit error rate tester (BERT) includes a plurality of decision circuits operative to provide a respective bit decision output signal in response to an input signal. The bit decision output signal magnitude information of a signal under test as measured over a sample window period. A comparator circuit is coupled to each of the plurality of decision circuits, and is operative to provide an event occurrence signal in response to the bit decision output signals from each of the plurality of decision circuits. The BERT provides the ability to supply additional information and feedback about the behavior and performance of the targeted device or subsystem being tested and to perform error measurements in non-constrained data (i.e. live data).
-
Citations
14 Claims
-
1. A bit error rate tester circuit, comprising:
-
a plurality of decision circuits operative to provide a respective bit decision output signal in response to an input signal, the bit decision output signal including input signal magnitude information measured over a sample window period; and
a comparator circuit, operative to provide an event occurrence signal in response to the bit decision output signals from each of the plurality of decision circuits. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A dual decision circuit, comprising:
-
a first comparator operative to generate a first error signal in response to differences between the input signal and a first non-constrained threshold value;
a first delay element operative to provide a first delayed clock trigger signal in response to a clock trigger signal;
a first decision circuit, coupled to the first comparator, operative to generate a first decision output signal in response to the first error signal and the first delayed clock trigger signal;
a second comparator operative to generate a second error signal in response to differences between the input signal and a second non-constrained threshold value;
a second delay element operative to provide a second delayed clock trigger signal in response to a clock trigger signal; and
a second decision circuit, coupled to the first comparator, operative to generate a second decision output signal in response to the second error signal and the second delayed clock trigger signal. - View Dependent Claims (10, 11, 12, 13, 14)
-
Specification