Dynamic clock change circuit
First Claim
Patent Images
1. A circuit comprising:
- a counter for receipt of a master clock signal;
a multiplexer for receipt of an output of the counter, the multiplexer outputting a clock frequency to a system clock;
a flip flop for generating an enable signal corresponding to a low frequency period of the master clock signal and for enabling a clock change request signal; and
a NOR gate disposed between the counter and the flip flop.
5 Assignments
0 Petitions
Accused Products
Abstract
A clock change circuit includes enabling a clock change frequency to be accepted while a system is active and clock frequencies are at a low period. The circuit includes generating an enabling signal representing a window of time in which a frequency change is accomplished.
-
Citations
15 Claims
-
1. A circuit comprising:
-
a counter for receipt of a master clock signal;
a multiplexer for receipt of an output of the counter, the multiplexer outputting a clock frequency to a system clock;
a flip flop for generating an enable signal corresponding to a low frequency period of the master clock signal and for enabling a clock change request signal; and
a NOR gate disposed between the counter and the flip flop. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A clock frequency change circuit comprising:
-
a synchronous counter for receipt of a master clock signal;
a first multiplexer for receipt of an output of the counter, the first multiplexer outputting a clock frequency to a first system clock;
a second multiplexer for receipt of the output of the counter, the second multiplexer outputting a clock frequency to a second system clock; and
a flip flop for generating an enable signal corresponding to a low frequency period of the master clock signal and for enabling a clock change request signal. - View Dependent Claims (8, 9, 10, 11)
-
-
12. A method of changing a clock frequency of a system clock comprising:
-
receiving a clock frequency change request signal;
generating an enabling signal in a flip flop corresponding to a low period of clock signals entering a multiplexer;
receiving a master clock signal in the flip flop; and
sending the clock frequency change signal to the multiplexer at the time indicated by the enabling signal. - View Dependent Claims (13, 14, 15)
-
Specification