Low-power programmable low-drop-out voltage regulator system and methods

• US 20070046271A1
• Filed: 08/31/2005
• Published: 03/01/2007
• Est. Priority Date: 08/31/2005
• Status: Active Grant

• Current Assignee: Avago Technologies General IP PTE Limited (Broadcom, Inc.)
• Original Assignee: Broadcom Corporation (Broadcom, Inc.)
• Inventors: Zolfaghari, Alireza
• Granted Patent: US 7,449,872 B2
• Time in Patent Office: Days
• US Class Current: 323/274
• CPC Class Codes: G05F 1/575 characterised by the feedback circuit

Abstract

A low-power programmable low-drop-out voltage regulator system and methods are presented. The regulator includes a local reference generator circuit that receives a voltage input signal and outputs a reference voltage signal, a buffer circuit that receives the reference voltage signal and outputs an output voltage signal, and a comparison device. The comparison device receives and compares the output voltage signal and an accurate reference voltage signal and outputs an adjustment signal to adjust the output voltage signal in the direction of a value of the accurate reference voltage signal. The regulator can include an attenuator circuit to attenuate the reference voltage signal. The output voltage signal can be regulated or programmed by adjusting the gain of the buffer circuit and/or the attenuator circuit. Current consumption can also be programmed by turning on or off one or more amplifier tiers located in the buffer circuit.

Claims

1. A low-drop-out voltage regulator (LDO), comprising:

a local reference generator circuit that receives a voltage input signal (V_IN) and outputs a reference voltage signal (V_REF);

a buffer circuit that receives the reference voltage signal (V_REF) and outputs an output voltage signal (V_OUT) at an LDO output;

an attenuator circuit located between the local reference generator circuit and the buffer circuit; and

a comparison device that receives the output voltage signal (V_OUT) and an accurate reference voltage signal (REF), compares the output voltage signal (V_OUT) to the accurate reference voltage signal (REF), and outputs an adjustment signal that signifies tuning necessary in the LDO to adjust output voltage signal (V_OUT) in the direction of a value of the accurate reference voltage signal (REF),

wherein a gain of the buffer circuit is adjusted if the output voltage signal (V_OUT) has a value lower than the accurate reference voltage signal (REF); and

wherein at least one of a gain of the attenuator circuit and a gain of the buffer circuit is adjusted if the output voltage signal (V_OUT) has a value higher than the accurate reference voltage signal (REF).

2. The low-drop-out voltage regulator (LDO) of claim 1, wherein the accurate reference voltage signal (REF) is from an accurate reference voltage source located on a chip that includes the LDO.

3. The low-drop-out voltage regulator (LDO) of claim 1, wherein the accurate reference voltage signal (REF) is from an accurate reference voltage source located external to a chip that includes the LDO.

4. The low-drop-out voltage regulator (LDO) of claim 1, wherein the comparison device is a comparator.

5. The low-drop-out voltage regulator (LDO) of claim 1, wherein the comparison device is an analog-to-digital converter.

6. The low-drop-out voltage regulator (LDO) of claim 1, wherein the attenuator circuit comprises:

one or more first resistors in series with each other such that an initial resistor of the one or more first resistors is coupled to the local reference generator and a last resistor of the one or more first resistors is coupled to the buffer circuit; and

one or more second resistors in series with each other and in parallel with the one or more first resistors such that an initial resistor of the one or more second resistors is coupled to the last resistor of the one or more first resistors.

7. The low-drop-out voltage regulator (LDO) of claim 6, wherein the output voltage signal (V_OUT) is programmable depending on values chosen for each of the one or more first resistors and each of the one or more second resistors.

8. The low-drop-out voltage regulator (LDO) of claim 6, further comprising:

a plurality of switches, wherein each switch of the plurality of switches corresponds to a corresponding one of the one or more first resistors and the one or more second resistors,

wherein the output voltage signal (V_OUT) is programmable by switching in or out a select subset of the one or more first resistors and the one or more second resistors using corresponding switches of the plurality of switches.

9. The low-drop-out voltage regulator (LDO) of claim 1, wherein the buffer circuit comprises:

an operational amplifier having a positive input terminal, a negative input terminal, and an output, the operational amplifier output coupled to the LDO output;

one or more first resistors in series with each other and in parallel with the operational amplifier such that an initial resistor of the one or more first resistors is coupled to the negative input terminal and a last resistor of the one or more first resistors is coupled to the operational amplifier output; and

one or more second resistors in series with each other and in parallel with the operational amplifier such that an initial resistor of the one or more second resistors is coupled to the negative input terminal,

wherein the reference voltage signal (V_REF) is received at the positive input terminal and the output voltage signal (V_OUT) is output at the operational amplifier output.

10. The low-drop-out voltage regulator (LDO) of claim 9, wherein the output voltage signal (V_OUT) is programmable depending on values chosen for each of the one or more first resistors and each of the one or more second resistors.

11. The low-drop-out voltage regulator (LDO) of claim 9, further comprising:

a plurality of switches, wherein each switch of the plurality of switches corresponds to a corresponding one of the one or more first resistors and the one or more second resistors,

wherein the output voltage signal (V_OUT) is programmable by switching in or out a select subset of the one or more first resistors and the one or more second resistors using corresponding switches of the plurality of switches.

12. The low-drop-out voltage regulator (LDO) of claim 9, wherein the operational amplifier comprises:

an input stage that receives the reference voltage signal (V_REF) and the voltage input signal (V_IN);

an amplifier device coupled to the input stage and the operational amplifier output; and

a load device having a first end coupled to the amplifier device and to the operational amplifier output and having a second end coupled to ground.

13. The low-drop-out voltage regulator (LDO) of claim 12, wherein the operational amplifier further comprises:

a source follower circuit coupled to the input stage and amplifier device.

14. The low-drop-out voltage regulator (LDO) of claim 12, wherein the input stage comprises:

a voltage input transistor pair, including a first voltage input transistor and a second voltage input transistor, the voltage input transistor pair having sources coupled to each other and to an accurate reference voltage signal input and having gates coupled to each other and to a drain of the first voltage input transistor;

an input terminal transistor pair, including a first input terminal transistor and a second input terminal transistor, the first input terminal transistor having a gate and a drain coupled together at the negative input terminal and also coupled to the first voltage input transistor drain, and the second input terminal transistor having a gate coupled to the positive input terminal and a drain coupled to a drain of the second voltage input transistor; and

a current source, having a first end coupled to sources of the first and second input terminal transistors and having a second end coupled to ground.

15. The low-drop-out voltage regulator (LDO) of claim 14, wherein the amplifier device comprises:

an amplifier transistor having a source coupled to the sources of the first and second voltage input transistors and having a gate and drain coupled to each other and to the drains of the second voltage input transistor and the second input terminal transistor.

16. The low-drop-out voltage regulator (LDO) of claim 15, wherein the operational amplifier further comprises a source follower circuit located between the input stage and the amplifier device, the source follower circuit including:

a source follower transistor having a gate coupled to the drains of the second voltage input transistor and the second input terminal transistor and having a drain coupled to the sources of the first voltage input transistor, the second voltage input transistor, and the amplifier transistor; and

a second current source having a first end coupled to a source of the source follower transistor and to the amplifier transistor gate and having a second end coupled to ground.

17. The low-drop-out voltage regulator (LDO) of claim 9, wherein the operational amplifier comprises:

an input stage that receives the reference voltage signal (V_REF) and the voltage input signal (V_IN); and

one or more amplifier tiers in parallel with each other and coupled to the input stage and the operational amplifier output.

18. The low-drop-out voltage regulator (LDO) of claim 17, wherein the operational amplifier further comprises:

a resistor-capacitor combination coupled between the input stage and the operational amplifier output such that the resistor-capacitor combination is in parallel with the one or more amplifier tiers,

whereby circuit stability of the LDO is provided.

19. The low-drop-out voltage regulator (LDO) of claim 17, wherein each of the one or more amplifier tiers carries a corresponding current, and wherein a cumulation of the corresponding currents creates a cumulative current programmable by switching in or out one or more of the one or more amplifier tiers.

20. The low-drop-out voltage regulator (LDO) of claim 17, wherein each of the one or more amplifier tiers comprises:

a source follower circuit including a source follower transistor coupled to the input stage at a gate and a drain of the source follower transistor, and including a current source having a first end coupled to a source of the source follower transistor and having a second end coupled to ground;

an amplifier transistor having a source coupled to the source follower transistor drain, a gate coupled to the source follower transistor source, and a drain coupled to the operational amplifier output; and

a switch having a first end coupled to the source follower transistor drain and the amplifier transistor source, and having a second end coupled to the source follower transistor source and the amplifier transistor gate,

wherein the current source and switch are activated or deactivated depending on the amount of current desired at the operational amplifier output, such that when the current source is deactivated and the switch is activated, the amplifier transistor is off, and when the current source is activated and the switch is deactivated, the amplifier transistor is on.

21. The low-drop-out voltage regulator (LDO) of claim 20, wherein the corresponding amplifier transistor of each of the one or more amplifier tiers is of a different size such that the size of each amplifier transistor corresponds to a current amount range.

22. A method of regulating a voltage in a low-drop-out voltage regulator (LDO), comprising:

receiving a voltage input signal (V_IN);

deriving a reference voltage signal (V_REF) from the voltage input signal (V_IN);

deriving an attenuated reference voltage signal (V_A) from the reference voltage signal (V_REF);

deriving a buffered voltage signal from the attenuated reference voltage signal;

outputting the buffered voltage signal as an output voltage signal (V_OUT);

comparing the output voltage signal (V_OUT) to an accurate reference voltage signal (REF); and

adjusting the output voltage signal (V_OUT) toward a value of the accurate reference voltage signal (REF).

23. The method of claim 22, wherein the adjusting step comprises at least one of the following steps if the output voltage signal (V_OUT) has a value higher than the accurate reference voltage signal (REF):

adjusting the attenuated reference voltage signal (V_A) by adjusting the gain of an attenuator circuit; and

adjusting the buffered voltage signal by adjusting the gain of a buffer circuit.

24. The method of claim 22, wherein the adjusting step comprises:

adjusting the buffered voltage signal by adjusting the gain of a buffer circuit if the output voltage signal (V_OUT) has a value lower than the accurate reference voltage signal (REF).

25. A method of programming current consumption in a low-drop-out voltage regulator (LDO), comprising:

receiving a voltage input signal (V_IN);

deriving a reference voltage signal (V_REF) from the voltage input signal (V_IN);

deriving an output voltage signal (V_OUT) from the reference voltage signal (V_REF) and the voltage input signal (V_IN);

outputting the output voltage signal (V_OUT) and a current from the LDO; and

switching on or off one or more amplifier tiers located within the LDO to adjust a level of the current.

26. The method of claim 25, wherein the switching step comprises:

powering down a current source and activating a switch to turn off an associated one of the amplifier tiers that is associated with both the current source and the switch, thereby causing a level of the current to decrease.

27. The method of claim 25, wherein the switching step comprises:

powering up a current source and deactivating a switch to turn on an associated one of the amplifier tiers that is associated with both the current source and the switch, thereby causing a level of the current to increase.

28. The method of claim 25, wherein the switching step comprises:

switching on or off one or more of the amplifier tiers such that an amount of change in a level of the current caused by switching on or off a particular amplifier tier depends on a size of an amplifier device located within the particular amplifier tier.