SILICON-ON-INSULATOR (SOI) READ ONLY MEMORY (ROM) ARRAY AND METHOD OF MAKING A SOI ROM
First Claim
Patent Images
1. A Read Only Memory (ROM) array comprising:
- a plurality of semiconductor lines oriented in a first direction;
a strap along at least one edge of each semiconductor line;
a plurality of conductive lines in a second direction orthogonal to said first direction;
a plurality of diodes in said plurality of semiconductor lines, each located at the intersection of one of said plurality of conductive lines with one of said plurality of semiconductor lines; and
a plurality of contacts, each connected between one of said plurality of conductive lines and an underlying one of said plurality of diodes.
6 Assignments
0 Petitions
Accused Products
Abstract
A silicon-on-insulator (SOI) Read Only Memory (ROM), and a method of making the SOI ROM. ROM cells are located at the intersections of stripes in the surface SOI layer with orthogonally oriented wires on a conductor layer. Contacts from the wires connect to ROM cell diodes in the upper surface of the stripes. ROM cell personalization is the presence or absence of a diode and/or contact.
66 Citations
20 Claims
-
1. A Read Only Memory (ROM) array comprising:
-
a plurality of semiconductor lines oriented in a first direction;
a strap along at least one edge of each semiconductor line;
a plurality of conductive lines in a second direction orthogonal to said first direction;
a plurality of diodes in said plurality of semiconductor lines, each located at the intersection of one of said plurality of conductive lines with one of said plurality of semiconductor lines; and
a plurality of contacts, each connected between one of said plurality of conductive lines and an underlying one of said plurality of diodes. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A silicon-on-insulator (SOI) integrated circuit (IC) chip, said SOI IC including a Read Only Memory (ROM) comprising:
-
a plurality of silicon lines in a first direction in a silicon surface layer of an SOI chip;
a strap along at least one edge of each silicon line;
a plurality of conductive lines in a second direction orthogonal to said first direction, a ROM cell being located at each intersection of one of said plurality of conductive lines with one of said plurality of silicon lines;
a plurality of diodes in said plurality of lines, each located in a corresponding ROM cell; and
a plurality of contacts, each connected between one of said plurality of conductive lines and an underlying one of said plurality of diodes, wherein the presence of a contact in any said ROM cell is a first logic state and the absence being a second logic state. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A method of fabricating a Read Only Memory (ROM) on a silicon-on-insulator (SOI) wafer, said method comprising the steps of:
-
a) forming a plurality of stripes oriented in a first direction in a silicon surface layer;
b) undercutting ones of said plurality of stripes, cavities being formed along at least one edge of said ones;
c) filling said cavities with a conductive material;
d) forming a plurality of diffusions in an upper surface of said ones, said diffusions forming diodes in said upper surface;
e) forming a plurality of conductive contacts, each of said plurality of conductive contacts contacting one of said diodes at said upper surface; and
f) forming a plurality of conductive stripes in a second direction orthogonal to said first direction, a ROM cell being located at each intersection of one of said plurality of conductive lines with one of said plurality of silicon lines. - View Dependent Claims (17, 18, 19, 20)
-
Specification