Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
First Claim
1. A memory module comprising:
- a connector interface;
a first signal path coupled to the connector interface;
a first integrated circuit memory die;
a first integrated circuit buffer die coupled to the first signal path, the first integrated circuit buffer die to receive control information from the first signal path, wherein the control information specifies an access to the first integrated circuit memory die such that the first integrated circuit memory die provides first data to the first integrated circuit buffer die in response to the control information;
a second integrated circuit memory die; and
a second integrated circuit buffer die coupled to the first signal path, the second integrated circuit buffer die to receive the control information from the first signal path, wherein the control information specifies an access to the second integrated circuit memory die such that the second integrated circuit memory die provides second data to the second integrated circuit buffer die in response to the control information.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory module includes a plurality of signal paths that provide data to a memory module connector interface from a plurality of respective integrated circuit buffer devices that access data from an associated plurality of integrated circuit memory devices. The memory module forms a plurality of “data slices” or a plurality of portions of the memory module data bus that is coupled to the respective integrated circuit buffer devices. Each integrated circuit buffer device is also coupled to a bus that provides control information that specifies an access to at least one integrated circuit memory devices. According to an embodiment, a SPD device stores information regarding configuration information of the memory module. In embodiments, at least one integrated circuit buffer devices access information stored in the SPD device. In a package embodiment, a package houses an integrated circuit buffer die and a plurality of integrated circuit memory dies.
324 Citations
45 Claims
-
1. A memory module comprising:
-
a connector interface;
a first signal path coupled to the connector interface;
a first integrated circuit memory die;
a first integrated circuit buffer die coupled to the first signal path, the first integrated circuit buffer die to receive control information from the first signal path, wherein the control information specifies an access to the first integrated circuit memory die such that the first integrated circuit memory die provides first data to the first integrated circuit buffer die in response to the control information;
a second integrated circuit memory die; and
a second integrated circuit buffer die coupled to the first signal path, the second integrated circuit buffer die to receive the control information from the first signal path, wherein the control information specifies an access to the second integrated circuit memory die such that the second integrated circuit memory die provides second data to the second integrated circuit buffer die in response to the control information. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35)
-
-
36. A memory module comprising:
-
an interface;
a first package including a buffer and an integrated circuit memory device having a memory array, wherein the buffer of the first package is coupled to the interface;
a second package including a buffer and an integrated circuit memory device having a memory array, wherein the buffer of the second package is coupled to the interface; and
at least a first non-volatile storage location to store information pertaining to a configuration of the memory module. - View Dependent Claims (37, 38, 39, 40, 41, 42, 43, 44)
-
-
45. A memory module comprising:
-
a connector interface;
a first signal path coupled to the connector interface;
a first integrated circuit memory die;
a second integrated circuit memory die;
a first integrated circuit buffer die coupled to the first signal path, the first integrated circuit buffer die to receive first control information from the first signal path, wherein the first control information specifies an access to the first integrated circuit memory die;
a second integrated circuit buffer die coupled to the first signal path, the second integrated circuit buffer die to receive second control information from the first signal path, wherein the second control information specifies an access to the second integrated circuit memory die; and
a signal line to provide a first clock signal to the first integrated circuit buffer die and the second integrated circuit buffer die, wherein;
the first integrated circuit buffer die generates a second clock signal using the first clock signal and provides the second clock signal to the first integrated circuit memory die; and
the second integrated circuit buffer die generates a third clock signal using the first clock signal and provides the third clock signal to the first integrated circuit memory die.
-
Specification