Pulse-based flip-flop
0 Assignments
0 Petitions
Accused Products
Abstract
A pulse-based flip-flop that latches a data input signal to convert the data input signal into a data output signal in response to a clock signal. The pulse-based flip-flop comprises a latch that latches the data input signal in response to a first clock pulse signal and a second clock pulse signal and a pulse generator including a NAND gate, a variable delay, and a first inverter, the pulse generator receives the clock signal to generate the first clock pulse signal and the second clock pulse signal. The NAND gate receives the clock signal and an output signal of the variable delay and outputs the second clock pulse signal. The first inverter receives the first clock pulse signal and outputs the second clock pulse signal. The variable delay receives the clock signal and the second clock pulse, and an output signal of the variable delay feeds back to the NAND gate.
20 Citations
49 Claims
-
1-24. -24. (canceled)
-
25. A flip-flop that latches a data input signal to convert the data input signal into a data output signal in response to a clock signal, comprising:
-
a latch that latches the data input signal in response to a first clock pulse signal and a second clock pulse signal; and
a pulse generator including a NOR gate, a variable delay, and a first inverter, the pulse generator receives the clock signal to generate the first clock pulse signal and the second clock pulse signal, wherein the NOR gate receives the clock signal and an output of a variable delay and outputs the first clock pulse signal;
a first inverter for receiving an output of the NOR gate and outputs the second clock pulse signal; and
the variable delay for receiving the clock signal and the second clock pulse signal and feeds the output signal back to the NAND gate. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. A flip-flop that latches a data input signal to convert the data input signal into a data output signal in response to a clock signal, comprising:
-
a latch that latches the data input signal in response to the first clock pulse signal and the second clock pulse signal; and
a pulse generator including a NOR gate, a variable delay, and a first inverter, the pulse generator receives the clock signal and an enable signal to generate the first clock pulse signal and the second clock pulse signal, wherein the NOR gate receives the clock signal, the enable signal and an output of the variabey delay and outputs the first clock pulse signal;
a first inverter for receiving an output of the NOR gate and outputs the second clock pulse signal; and
the variable delay for receiving the clock signal and the second clock pulse signal, and feeds the output signal back to the NAND gate. - View Dependent Claims (38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48)
-
-
49-71. -71. (canceled)
Specification