Continuous phase frequency shift keying modulation during wireless transmissions in a closed system while minimizing power consumption
First Claim
1. A closed system comprising:
- an external device; and
an internal device separated by a boundary from and in wireless communication with the external device, the internal device comprising;
a continuous phase frequency shift keying processor for receiving an incoming data stream, the continuous phase frequency shift keying processor including a timer for toggling its output between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on the logical state of each bit in the incoming data stream.
2 Assignments
0 Petitions
Accused Products
Abstract
Continuous phase frequency shift keying modulation is employed during wireless transmission from an internal device to an external device to increase robustness of transmissions. The continuous phase frequency shift keying processor receives as input an incoming data stream and includes a timer for toggling its output between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on the logical state of each bit in the incoming data stream. For a portion of time while the counter or timer of the CPFSK processor is counting down the predetermined time period associated with the detected logic state of a particular bit of the incoming data signal at least some of the other circuitry, preferably all of the other circuitry of the processor, is toggled to a sleep mode in which power is cut off thereby minimizing power consumption by the processor during this interim state.
-
Citations
18 Claims
-
1. A closed system comprising:
-
an external device; and
an internal device separated by a boundary from and in wireless communication with the external device, the internal device comprising;
a continuous phase frequency shift keying processor for receiving an incoming data stream, the continuous phase frequency shift keying processor including a timer for toggling its output between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on the logical state of each bit in the incoming data stream. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A continuous phase frequency shift keying processor receiving as input an incoming data stream and producing a continuous phase frequency shift keying encoded output signal, the processor comprising:
a timer for toggling the continuous phase frequency shift keying encoded output signal between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on the logical state of each bit in the incoming data stream. - View Dependent Claims (9, 10, 11)
-
12. A method for minimizing energy consumption of a continuous phase frequency shift keying modulation processor in an internal device that wirelessly transmits a continuous phase frequency shift keying modulated signal to an external device across a boundary disposed therebetween, the method comprising the steps of:
toggling an output signal of the continuous phase frequency shift keying modulation processor between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on a logical state of each bit in an incoming data stream to the continuous phase frequency shift keying modulation processor. - View Dependent Claims (13, 14, 15)
-
16. A method for minimizing energy consumption of a continuous phase frequency shift keying modulation processor, the method comprising the steps of:
toggling an output signal of the continuous phase frequency shift keying modulation processor between a first predetermined frequency and a second predetermined frequency on a predetermined time period basis based on a logical state of each bit in an incoming data stream received as input to the continuous phase frequency shift keying modulation processor. - View Dependent Claims (17, 18)
Specification