Radio receiver, system on a chip integrated circuit and methods for use therewith
First Claim
1. A system on a chip integrated circuit comprising:
- an analog front end for receiving a received radio signal having a plurality of channel signals, each of the plurality of channel signals being modulated at one of a corresponding plurality of carrier frequencies, and for converting a selected one of the plurality of channel signals into a digital signal;
a digital clock generator, for generating a digital clock signal at a digital clock frequency that varies based on the selected one of the plurality of channel signals;
a digital section, operably coupled to the analog front end, for converting the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channels, based on the digital clock signal;
wherein the digital clock frequency, and integer multiples of the digital clock frequency are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals.
22 Assignments
0 Petitions
Accused Products
Abstract
A system on a chip integrated circuit includes an analog front end for receiving a received radio signal having a plurality of channel signals, each of the plurality of channel signals being modulated at one of a corresponding plurality of carrier frequencies, and for converting a selected one of the plurality of channel signals into a digital signal. A digital clock generator generates a digital clock signal at a digital clock frequency that varies based on the selected one of the plurality of channel signals. The digital clock frequency, and integer multiples of the digital clock frequency, are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals. A digital section converts the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channels, based on the digital clock signal.
-
Citations
28 Claims
-
1. A system on a chip integrated circuit comprising:
-
an analog front end for receiving a received radio signal having a plurality of channel signals, each of the plurality of channel signals being modulated at one of a corresponding plurality of carrier frequencies, and for converting a selected one of the plurality of channel signals into a digital signal;
a digital clock generator, for generating a digital clock signal at a digital clock frequency that varies based on the selected one of the plurality of channel signals;
a digital section, operably coupled to the analog front end, for converting the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channels, based on the digital clock signal;
wherein the digital clock frequency, and integer multiples of the digital clock frequency are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 22)
-
-
10. A method comprising:
-
receiving a received radio signal having a plurality of channel signals, each of the plurality of channel signals being modulated at one of a corresponding plurality of carrier frequencies;
converting a selected one of the plurality of channel signals into a digital signal;
generating a digital clock signal at a digital clock frequency that varies based on the selected one of the plurality of channel signals;
converting the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channels, based on the digital clock signal;
wherein the digital clock frequency, and integer multiples of the digital clock frequency are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17)
-
-
18. A radio receiver comprising:
-
a channel selector, for producing a control signal that corresponds to a selected one of the plurality of channels in a received radio signal having a corresponding carrier frequency;
a local oscillator, operably coupled to the analog front end and a reference oscillation, for generating a local oscillation signal based on the control signal;
a analog front end, operably coupled to the local oscillation signal, for receiving the received radio signal, and for converting the selected one of the plurality of channel signals into a digital signal, wherein the analog front end includes an in-phase signal path and a quadrature-phase signal path;
a digital clock generator, for generating a digital clock signal at a digital clock frequency that varies based on the selected one of the plurality of channel signals;
a digital section, operably coupled to the analog front end, for converting the digital signal into at least one audio signal that corresponds to the selected one of the plurality of channels, based on the digital clock signal;
wherein the digital clock frequency is less than the carrier frequency of the selected one of the plurality of channel signals and wherein the digital clock frequency, and integer multiples of the digital clock frequency are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals. - View Dependent Claims (19, 20, 21, 23, 24, 25)
-
-
26. A method comprising:
controlling a digital clock frequency of a receiver to substantially two-thirds of a first received signal carrier frequency. - View Dependent Claims (27, 28)
Specification