×

Method and apparatus for implementing transfer ordering using hardware linked list

  • US 20070180155A1
  • Filed: 02/01/2006
  • Published: 08/02/2007
  • Est. Priority Date: 02/01/2006
  • Status: Abandoned Application
First Claim
Patent Images

1. Apparatus for implementing transfer ordering in a processor input/output (I/O) interface comprising:

  • a command buffer for storing a plurality of command entries, each command entry for storing a linked list pointer to a next command, and a linked list of commands being chained together by said linked list pointers for defining the transfer ordering;

    a current execution register storing a currently executing command;

    said current execution register for storing a pointer to the next command to be executed, and said pointer being used to fetch information for the next command when the current command completes; and

    a last received register storing a last received command until an ordering event occurs;

    said last received register for storing a pointer to a command corresponding to the new ordering event when the next ordering event occurs.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×