Stack structure of semiconductor packages and method for fabricating the stack structure
First Claim
1. A method for fabricating a stack structure of semiconductor packages, the method comprising the steps of:
- providing a substrate having a first surface and a second surface opposite to the first surface, wherein a plurality of electrical connection pads and dummy pads are formed on the second surface of the substrate;
mounting and electrically connecting at least one semiconductor chip to the first surface of the substrate;
implanting a plurality of solder balls to the electrical connection pads and the dummy pads of the second surface of the substrate, so as to form an upper semiconductor package; and
providing a fabricated lower semiconductor package comprising a substrate, a semiconductor chip disposed on and electrically connected to the substrate, and an encapsulant formed on the substrate and encapsulating the semiconductor chip, and mounting the upper semiconductor package on the lower semiconductor package, wherein the upper semiconductor package is electrically connected to the substrate of the lower semiconductor package by the solder balls implanted to the electrical connection pads of the upper semiconductor package, and the encapsulant of the lower semiconductor package is surrounded and confined by the solder balls implanted to the dummy pads of the upper semiconductor package, so as to form the stack structure of semiconductor packages.
1 Assignment
0 Petitions
Accused Products
Abstract
A stack structure of semiconductor packages and a method for fabricating the stack structure are provided. A plurality of electrical connection pads and dummy pads are formed on a surface of a substrate of an upper semiconductor package and at positions corresponding to those around an encapsulant of a lower semiconductor package. Solder balls are implanted to the electrical connection pads and the dummy pads. The upper semiconductor package is mounted on the lower semiconductor package. The upper semiconductor package is electrically connected to the lower semiconductor package by the solder balls implanted to the electrical connection pads, and the encapsulant of the lower semiconductor package is surrounded and confined by the solder balls implanted to the dummy pads. Thereby, the upper semiconductor package is properly and securely positioned on the lower semiconductor package, without the occurrence of misalignment between the upper and lower semiconductor packages.
35 Citations
24 Claims
-
1. A method for fabricating a stack structure of semiconductor packages, the method comprising the steps of:
-
providing a substrate having a first surface and a second surface opposite to the first surface, wherein a plurality of electrical connection pads and dummy pads are formed on the second surface of the substrate; mounting and electrically connecting at least one semiconductor chip to the first surface of the substrate; implanting a plurality of solder balls to the electrical connection pads and the dummy pads of the second surface of the substrate, so as to form an upper semiconductor package; and providing a fabricated lower semiconductor package comprising a substrate, a semiconductor chip disposed on and electrically connected to the substrate, and an encapsulant formed on the substrate and encapsulating the semiconductor chip, and mounting the upper semiconductor package on the lower semiconductor package, wherein the upper semiconductor package is electrically connected to the substrate of the lower semiconductor package by the solder balls implanted to the electrical connection pads of the upper semiconductor package, and the encapsulant of the lower semiconductor package is surrounded and confined by the solder balls implanted to the dummy pads of the upper semiconductor package, so as to form the stack structure of semiconductor packages. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A stack structure of semiconductor packages, comprising:
-
a lower semiconductor package comprising a substrate, a semiconductor chip mounted on and electrically connected to the substrate, and an encapsulant formed on the substrate and encapsulating the semiconductor chip; and an upper semiconductor package mounted on the lower semiconductor package, wherein the upper semiconductor package comprises a substrate having a first surface and a second surface opposite to the first surface, a semiconductor chip mounted on and electrically connected to the first surface of the substrate, a plurality of electrical connection pads and dummy pads formed on the second surface of the substrate, and a plurality of solder balls implanted to the electrical connection pads and the dummy pads, wherein the upper semiconductor package is electrically connected to the substrate of the lower semiconductor package by the solder balls implanted to the electrical connection pads of the upper semiconductor package, and the encapsulant of the lower semiconductor package is surrounded and confined by the solder balls implanted to the dummy pads of the upper semiconductor package. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
Specification