PILLAR CELL FLASH MEMORY TECHNOLOGY
First Claim
1. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:
- a two-dimensional array of spaced apart stacks of self-aligned elements including a gate dielectric layer on a surface of the substrate, a conductive floating gate on the gate dielectric, an inter-gate dielectric layer on the floating gate and a conductive control gate on the inter-gate dielectric, isolation trenches formed in the substrate between and surrounding the individual stacks, and at least a first set of elongated conductors extending across the stacks in contact with control gates thereof and protruding into spaces between the floating gates of adjacent stacks.
2 Assignments
0 Petitions
Accused Products
Abstract
An array of a pillar-type nonvolatile memory cells (803) has each memory cell isolated from adjacent memory cells by a trench (810). Each memory cell is formed by a stacking process layers on a substrate: tunnel oxide layer (815), polysilicon floating gate layer (819), ONO or oxide layer (822), polysilicon control gate layer (825). Many aspects of the process are self-aligned. An array of these memory cells will require less segmentation. Furthermore, the memory cell has enhanced programming characteristics because electrons are directed at a normal or nearly normal angle (843) to the floating gate (819).
-
Citations
33 Claims
-
1. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:
-
a two-dimensional array of spaced apart stacks of self-aligned elements including a gate dielectric layer on a surface of the substrate, a conductive floating gate on the gate dielectric, an inter-gate dielectric layer on the floating gate and a conductive control gate on the inter-gate dielectric, isolation trenches formed in the substrate between and surrounding the individual stacks, and at least a first set of elongated conductors extending across the stacks in contact with control gates thereof and protruding into spaces between the floating gates of adjacent stacks. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:
-
a two-dimensional array of pillars that are rectangularly shaped in plan view across the substrate and which are individually formed of elements with their four edges self-aligned with one another including a gate dielectric layer on a surface of the substrate, a conductive floating gate on the gate dielectric, an inter-gate dielectric layer on the floating gate and a conductive control gate on the inter-gate dielectric, trenches formed in the substrate between and surrounding the individual pillars, under spaces between them, a first plurality of parallel gate conductors extending across the array in a first direction in contact with the control gates of the pillars over which they pass and extending into the spaces between floating gates of adjacent pillars in the first direction, and a second plurality of parallel gate conductors extending across the array in a second direction, the first and second directions being orthogonal with each other, the second gate conductors being insulated from the first gate conductors and extending into the spaces between floating gates of adjacent pillars and coupled with select gates of transistors positioned in trenches between at least some of the pillars in the second direction. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:
-
a two-dimensional array of pillars that are rectangularly shaped in plan view across the substrate and which are individually formed of elements with their four edges self-aligned with one another including a gate dielectric layer on a surface of the substrate, a conductive floating gate on the gate dielectric, an inter-gate dielectric layer on the floating gate and a conductive control gate on the inter-gate dielectric, trenches formed in the substrate between and surrounding the individual pillars, under spaces between them, a first plurality of parallel gate conductors extending across the array in a first direction in contact with the control gates of the pillars over which they pass and extending into the spaces between floating gates of adjacent pillars in the first direction, and a second plurality of parallel gate conductors extending across the array in a second direction, the first and second directions being orthogonal with each other, the second gate conductors being insulated from the first gate conductors and extending into the spaces between floating gates of adjacent pillars in the second direction, source and drain ion implants in the substrate between adjacent pillars at the bottom of a first set of alternate trenches extending across the array in the second direction, and select transistors including select gates positioned between adjacent pillars and within a second set of alternate trenches extending across the second direction, the first and second sets of alternate trenches being distinct from each other, the select gates being coupled with the portion of the second gate conductors extending into the spaces between adjacent pillars, thereby providing an array of memory cells that individually include two source and drain ion implants and a select transistor therebetween in the second direction. - View Dependent Claims (19, 20, 21, 22, 23)
-
-
24. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:
-
a rectangular array of charge storage elements formed across a surface of the substrate, trenches formed into the substrate between at least some of the charge storage elements, elongated control gates extending across charge storage elements and having portions extending down between them, and select transistor gates positioned within at least some of the trenches and coupled with the downward extending control gate portions through a layer of tunnel dielectric sandwiched between them. - View Dependent Claims (25, 26, 27)
-
-
28. A method of forming an array of erasable re-programmable non-volatile memory cells across at least a portion of a semiconductor substrate, comprising:
-
forming a first layer of dielectric across at least the array portion of a surface of the substrate, forming a first layer of conductive material over the first dielectric layer across at least the array portion, forming a second layer of dielectric material over the first conductive material layer, forming a second layer of conductive material over the second dielectric layer, anisotropically etching a first set of channels through the first and second layers of conductive material, the first and second layers of dielectric material and into the substrate surface to form trenches therein, said first set of channels and trenches being elongated in one direction across the array portion and spaced apart in a second direction across the array portion, the first and second directions being orthogonal with each other, thereafter anisotropically etching a second set of channels through the first and second layers of conductive material, the first and second layers of dielectric material and into the substrate surface to form trenches therein, said second set of channels and trenches being elongated in the second direction across the array portion and spaced apart in the first direction across the array portion, thereby to leave an array of pillars across the array portion surrounded by the first and second sets of channels and trenches, and thereafter forming one set of conductors that extend across and contact the second layer of conductive material remaining as part of the pillars, said one set of conductors being elongated in the first direction and spaced apart in the second direction. - View Dependent Claims (29, 30, 31, 32, 33)
-
Specification