×

PILLAR CELL FLASH MEMORY TECHNOLOGY

  • US 20070252192A1
  • Filed: 07/10/2007
  • Published: 11/01/2007
  • Est. Priority Date: 12/10/2003
  • Status: Abandoned Application
First Claim
Patent Images

1. An array of erasable re-programmable non-volatile memory cells formed across at least a portion of a semiconductor substrate, comprising:

  • a two-dimensional array of spaced apart stacks of self-aligned elements including a gate dielectric layer on a surface of the substrate, a conductive floating gate on the gate dielectric, an inter-gate dielectric layer on the floating gate and a conductive control gate on the inter-gate dielectric, isolation trenches formed in the substrate between and surrounding the individual stacks, and at least a first set of elongated conductors extending across the stacks in contact with control gates thereof and protruding into spaces between the floating gates of adjacent stacks.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×