MEMORY MODULE WITH REDUCED ACCESS GRANULARITY
First Claim
Patent Images
1. A memory module comprising:
- a substrate having signal lines thereon that form a control path and first and second data paths; and
first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the first and second memory devices having control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory module having reduced access granularity. The memory module includes a substrate having signal lines thereon that form a control path and first and second data paths, and further includes first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths. The first and second memory devices include control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
240 Citations
35 Claims
-
1. A memory module comprising:
-
a substrate having signal lines thereon that form a control path and first and second data paths; and
first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the first and second memory devices having control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. A method of operation within first and second memory devices that are disposed on a memory module and coupled to respective first and second data paths and to a common control path, the method comprising:
-
receiving, via the control path, a first memory access command within the first memory device and a second memory access command within the second memory device;
conveying first data between the first memory device and the first data path over a first interval and in response to the first memory access command; and
conveying second data between the second memory device and the second data path over a second interval and in response to the second memory access command, the first and second intervals at least partly overlapping in time. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33)
-
-
34. A memory system comprising:
-
signal lines that form a control path and first and second data paths;
a memory controller coupled to the control path to transmit first and second memory access commands thereon, and coupled to the first and second data paths; and
a memory module having first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the first and second memory devices to having control circuitry receive the first and second memory access commands, respectively, via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
-
-
35. A method of controlling memory devices disposed on a memory module, the method comprising:
-
transmitting first and second memory access commands to the first and second memory devices, respectively, via a common control path;
receiving, during a first interval and in response to the first memory access command, data output from the first memory device via a first data path; and
receiving, during a second interval and in response to the second memory access command, data output from the second memory device via a second data path, the second interval at least partly overlapping the first interval in time.
-
Specification