Memory module, a memory system including a memory controller and a memory module and methods thereof
First Claim
1. A memory module, comprising:
- a plurality of memory units, each of the plurality of memory units including an interface receiving a packet command to generate a command signal and an address, extracting write data from the received packet command and transferring the extracted write data to memory during a write operation and receiving read data during a read operation and at least one memory device receiving the extracted write data during the write operation, and configured to output the read data during the read operation.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory module, a memory system including a memory controller and a memory module and methods thereof. The example memory module may include a plurality of memory units each having an interface and at least one memory device. An example write operation method may include receiving a packet command at a given one of a plurality of memory units, each of the plurality of memory units including an interface and at least one memory device, extracting a command signal, an address and write data from the received packet command if the received packet command corresponds to a write operation, transferring the extracted write data to at least one memory device via write/read data lines internal to the given one memory unit and writing the transferred write data at the at least one memory device. An example read operation may include receiving a packet command at a given one of a plurality of memory units, each of the plurality of memory units including an interface and at least one memory device, extracting a command signal and an address from the received packet command if the received packet command corresponds to a read operation, transferring the extracted command signal and address to at least one memory device, receiving read data corresponding to the extracted command signal and address from the at least one memory device via write/read data lines internal to the given one memory unit and transmitting the received read data from the interface via read data lines external to the given one memory unit.
120 Citations
41 Claims
-
1. A memory module, comprising:
a plurality of memory units, each of the plurality of memory units including an interface receiving a packet command to generate a command signal and an address, extracting write data from the received packet command and transferring the extracted write data to memory during a write operation and receiving read data during a read operation and at least one memory device receiving the extracted write data during the write operation, and configured to output the read data during the read operation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37)
- 18. The memory module of 17, wherein the write/read data lines are connected between the interface and the at least two second memories in common, the second write data includes at least two groups of third write data, the at least two groups of third write data sequentially output to the at least two second memories during the write operation, the second read data including at least two groups of third read data, the at least two groups of third read data sequentially output from the at least two second memories during the read operation.
-
38. A method of performing a write operation, comprising:
-
receiving a packet command at a given one of a plurality of memory units, each of the plurality of memory units including an interface and at least one memory device; extracting a command signal, an address and write data from the received packet command if the received packet command corresponds to a write operation; transferring the extracted write data to at least one memory device via write/read data lines internal to the given one memory unit; and writing the transferred write data at the at least one memory device.
-
-
39. A method of performing a read operation, comprising:
-
receiving a packet command at a given one of a plurality of memory units, each of the plurality of memory units including an interface and at least one memory device; extracting a command signal and an address from the received packet command if the received packet command corresponds to a read operation; transferring the extracted command signal and address to at least one memory device; receiving read data corresponding to the extracted command signal and address from the at least one memory device via write/read data lines internal to the given one memory unit; and transmitting the received read data from the interface via read data lines external to the given one memory unit. - View Dependent Claims (40, 41)
-
Specification