SYSTEMS AND METHODS FOR PROVIDING DISTRIBUTED TECHNOLOGY INDEPENDENT MEMORY CONTROLLERS
First Claim
1. A computer memory system for storing and retrieving data, the system comprising:
- a memory bus;
a main memory controller in communication with the memory bus for generating, receiving, and responding to memory access requests;
one or more memory devices characterized by memory device protocols and signaling requirements; and
one or more hub devices in communication with the memory bus and with the memory devices for controlling the memory devices responsively to the memory access requests received from the main memory controller and for responding to the main memory controller with state or memory data,wherein the main memory controller and the hub devices communicate via the memory bus in messages in a message format and protocol for indicating memory read, memory write, memory system power management and control that is independent of the memory device protocols and signaling requirements.
1 Assignment
0 Petitions
Accused Products
Abstract
Systems and methods for providing distributed technology independent memory controllers. Systems include a computer memory system for storing and retrieving data. The system includes a memory bus, a main memory controller, one or more memory devices characterized by memory device protocols and signaling requirements, and one or more memory hub devices. The main memory controller is in communication with the memory bus for generating, receiving, and responding to memory access requests. The hub devices are in communication with the memory bus and with the memory devices for controlling the memory devices responsively to the memory access requests received from the main memory controller and for responding to the main memory controller with state or memory data. The main memory controller and the hub devices communicate via the memory bus in messages in a message format and protocol for indicating memory read, memory write, memory system power management and control that is independent of the memory device protocols and signaling requirements.
-
Citations
32 Claims
-
1. A computer memory system for storing and retrieving data, the system comprising:
-
a memory bus; a main memory controller in communication with the memory bus for generating, receiving, and responding to memory access requests; one or more memory devices characterized by memory device protocols and signaling requirements; and one or more hub devices in communication with the memory bus and with the memory devices for controlling the memory devices responsively to the memory access requests received from the main memory controller and for responding to the main memory controller with state or memory data, wherein the main memory controller and the hub devices communicate via the memory bus in messages in a message format and protocol for indicating memory read, memory write, memory system power management and control that is independent of the memory device protocols and signaling requirements. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A memory system, the system comprising:
-
at least one main memory controller; a memory bus in communication with the main memory controller; and a memory subsystem including a hub device and in communication with the memory bus for connecting the main memory controller to the memory subsystem, wherein the at least one main memory controller provides operational information to the hub device in a technology-independent format and the hub device converts the information into a technology-dependent format that is consistent with operational specifications associated with one or more memory devices attached to the memory subsystem, and information returned to the memory controller includes one or more tag bits to correlate the information to one or more of a requested memory operation, the memory subsystem and the hub device. - View Dependent Claims (22, 23, 24, 25, 26)
-
-
27. A method of storing and retrieving data in a processing system, the method comprising:
-
receiving a technology-independent memory access request from a main memory controller, the memory access request received at a hub device in a memory subsystem via a memory bus; converting the memory access request into a technology-dependent format that is consistent with operational specifications associated with one or more memory devices attached to the memory subsystem; executing the memory access request at the memory subsystem; and if the memory access request requires a response, then generating the response including tag bits for use by the main memory controller in correlating the response to one or more of the memory access request, the memory subsystem, and the hub device. - View Dependent Claims (28, 29)
-
-
30. A memory subsystem, the memory subsystem comprising:
-
a hub logic device; and one or more memory devices in communication with the hub logic device, wherein the hub logic device receives commands in a technology-independent format from one or more requestors and converts the commands into a technology-dependent format that is consistent with operational specifications associated with the memory devices, and if a command requires a response then generating the response including one or more tag bits for correlating the response to one or more of the command and the hub logic device.
-
-
31. A computer system, the computer system comprising:
-
at least one main memory controller; a memory subsystem including a hub logic device and one or more memory devices; and a communication bus which connects the at least one main memory controller to the memory subsystem, wherein the at least one main memory controller provides commands including requested memory operations to the hub logic device in a technology-independent format and the hub logic device converts the commands into a technology-dependent format that is consistent with operational specifications associated with the memory devices, and information returned to the main memory controller from the memory subsystem includes one or more tag bits to correlate the information to one or more of a requested memory operation and the memory subsystem.
-
-
32. A hub logic device comprising:
-
a memory device interface for converting technology independent memory access requests into technology dependent memory access requests consistent with operational specifications associated with one or more memory devices in communication with the hub logic device; and interface logic for receiving the technology independent memory access requests from one or more requestors and if a memory access request requires a response then generating the response including one or more tag bits for correlating the response to the memory access request.
-
Specification