Wireless Ic Tag and Method for Manufacturing Same
First Claim
Patent Images
1. A wireless IC tag comprising:
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed, wherein the identification number is written into the ROM depending on the presence of a first through hole which conducts between upper and lower layer wirings connected to a transistor constituting the ROM, the resistance value of the pulse width detection circuit is controlled by a position of a second through hole which conducts between upper and lower layer wirings connected to the resistor, and the first through hole and the second through hole are formed in the same insulating layer on the semiconductor chip.
1 Assignment
0 Petitions
Accused Products
Abstract
A wireless IC tag 1 is provided with a memory circuit 304 including a ROM 307 in which an identification number is written, and a pulse width detection circuit 305 having divided resistors 111, 112, 113 and a capacitor 305 for detecting a signal waveform from a reader. In order to prevent the increase in the number of process steps and photomasks, a resistance value of the pulse width detection circuit 305 is adjusted by an electron beam writing method while utilizing a step of writing an identification number unique to the wireless IC tag 1 into the ROM (307) of the memory circuit 304.
13 Citations
12 Claims
-
1. A wireless IC tag comprising:
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
wherein the identification number is written into the ROM depending on the presence of a first through hole which conducts between upper and lower layer wirings connected to a transistor constituting the ROM, the resistance value of the pulse width detection circuit is controlled by a position of a second through hole which conducts between upper and lower layer wirings connected to the resistor, and the first through hole and the second through hole are formed in the same insulating layer on the semiconductor chip. - View Dependent Claims (2, 3, 4, 5)
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
-
6. A wireless IC tag comprising:
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
wherein the identification number is written into the ROM depending on the presence of a first through hole which conducts between upper and lower layer wirings connected to a transistor constituting the ROM, the resistance value of the pulse width detection circuit is controlled by a position of a second through hole which conducts between upper and lower layer wirings connected to the resistor, the capacitance value of the pulse width detection circuit is controlled by a position of a third through hole which conducts between upper and lower layer wirings connected to the capacitor, and the first, second and third through holes are formed in the same insulating layer on the semiconductor chip.
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
-
7. A method for manufacturing a wireless IC tag, the wireless IC tag comprising:
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
wherein the identification number is written into the ROM depending on the presence of a first through hole which conducts between upper and lower layer wirings connected to a transistor constituting the ROM, and the resistance value of the pulse width detection circuit is controlled by a position of a second through hole which conducts between upper and lower layer wirings connected to the resistor, the method comprising the steps of;
(a) forming semiconductor devices including a transistor constituting the ROM of the memory circuit and a resistor constituting the pulse width detection circuit through a semiconductor wafer diffusion process;
(b) forming a first lower layer wiring connected to the transistor and a second lower layer wiring connected to the resistor on the transistor and the resistor;
(c) after forming an insulating film on the first and second lower layer wirings, forming a first through hole in the insulating film on the first lower layer wiring and a second through hole in the insulating film on the second lower layer wiring; and
(d) forming a first upper layer wiring connected to the first lower layer wiring via the first through hole and a second upper layer wiring connected to the second lower layer wiring via the second through hole, on the insulating film in which the first and second through holes are formed. - View Dependent Claims (8, 9, 10, 11, 12)
- a semiconductor chip in which a memory circuit having a ROM in which a unique identification number is written and a pulse width detection circuit for detecting a plurality of clock signals having different pulse widths transmitted from a reader based on resistance and capacitance values are formed,
Specification