Controlling a device that is also linked to a computer system
First Claim
Patent Images
1. An apparatus comprising:
- a memory unit;
a microcontroller coupled to said memory unit;
a first communication port coupled to said processor and operable for providing a first communication path between said apparatus and a computer system; and
a second communication port coupled to said processor and operable for providing a second communication path between said apparatus and a peripheral device that is communicatively linked with said computer system via a third communication path that bypasses said apparatus;
wherein control of said peripheral device is subject to said apparatus.
2 Assignments
0 Petitions
Accused Products
Abstract
An apparatus includes a memory unit, a microcontroller, a first communication port providing a first communication path between the apparatus and a computer system, and a second communication port providing a second communication path between the apparatus and a peripheral device. The peripheral device is also communicatively linked with the computer system via a third communication path that bypasses the apparatus. Control of the peripheral device is subject to the apparatus.
50 Citations
20 Claims
-
1. An apparatus comprising:
-
a memory unit; a microcontroller coupled to said memory unit; a first communication port coupled to said processor and operable for providing a first communication path between said apparatus and a computer system; and a second communication port coupled to said processor and operable for providing a second communication path between said apparatus and a peripheral device that is communicatively linked with said computer system via a third communication path that bypasses said apparatus; wherein control of said peripheral device is subject to said apparatus. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. An apparatus comprising:
-
a memory unit; a microcontroller coupled to said memory unit; and a plurality of communication ports coupled to said microcontroller and operable for linking said apparatus to a plurality of peripheral devices in parallel, wherein said peripheral devices are also communicatively linked to a computer system; wherein said apparatus controls said peripheral devices according to a method comprising; receiving a plurality of asynchronous commands from said computer system, wherein said commands are for controlling said peripheral devices; storing subsets of said asynchronous commands in respective queues in read-only memory; and executing said queues in parallel, wherein multiple asynchronous commands are executed before further commands are received from said computer system. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A system comprising:
-
a control unit comprising; a first port operable for communicatively linking said control unit and a computer system via a first communication path; and a second port operable for communicatively linking said control unit and a peripheral device via a second communication path, wherein said computer system and said peripheral device are communicatively linked via a third communication path that bypasses said control unit; a first module coupled between said control unit and said computer system on said first communication path; and a second module coupled between said control unit and said peripheral device and between said peripheral device and said computer system at a junction of said second and third communication paths, wherein said second module adapts said second port to a type of communication interface used by said peripheral device; wherein said control unit asserts control over said computer system via said first communication path and over said peripheral device via said second communication path, wherein said control is asserted according to commands received from said computer system, wherein said commands comprise asynchronous commands that are stored by said control unit in respective queues and executed before further commands are received from said computer system, and wherein said queues are executed in parallel.
-
Specification