MEMORY SYSTEMS AND MEMORY MODULES

• US 20080010435A1
• Filed: 06/14/2007
• Published: 01/10/2008
• Est. Priority Date: 06/24/2005
• Status: Active Grant

• Current Assignee: Google LLC (Alphabet Inc.)
• Original Assignee: Google Inc. (Alphabet Inc.)
• Inventors: Smith, Michael John Sebastian, Rajan, Suresh Natarajan
• Granted Patent: US 8,060,774 B2
• Time in Patent Office: Days
• US Class Current: 712/10
• CPC Class Codes: G01K 13/00 Thermometers specially adapted for specific purposes
• CPC Class Codes: G06F 11/1076 Parity data used in redundant arrays of independent storages, e.g. in RAID systems
• CPC Class Codes: G06F 11/26 Functional testing
• CPC Class Codes: G06F 12/00 Accessing, addressing or allocating within memory systems or architectures digital input from, or digital output to record carriers, e.g. to disk storage units, G06F3/06
• CPC Class Codes: G06F 13/1668 Details of memory controller
• CPC Class Codes: G06F 15/7821 Tightly coupled to memory, e.g. computational memory, smart memory, processor in memory
• CPC Class Codes: G06F 17/00 Digital computing or data processing equipment or methods, specially adapted for specific functions information retrieval, database structures or file system structures therefor G06F16/00
• CPC Class Codes: G11C 11/401 forming cells needing refreshing or charge regeneration, i.e. dynamic cells
• CPC Class Codes: G11C 11/4076 Timing circuits for regeneration management G11C11/406
• CPC Class Codes: G11C 11/4093 Input/output [I/O] data interface arrangements, e.g. data buffers
• CPC Class Codes: G11C 2207/2254 Calibration
• CPC Class Codes: G11C 29/02 Detection or location of defective auxiliary circuits, e.g. defective refresh counters
• CPC Class Codes: G11C 29/022 in I/O circuitry
• CPC Class Codes: G11C 29/028 with adaption or trimming of parameters
• CPC Class Codes: G11C 29/24 Accessing extra cells, e.g. dummy cells or redundant cells
• CPC Class Codes: G11C 29/50 Marginal testing, e.g. race, voltage or current testing
• CPC Class Codes: G11C 29/50012 of timing
• CPC Class Codes: G11C 7/10 Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
• CPC Class Codes: G11C 7/1012 Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
• CPC Class Codes: G11C 7/1045 Read-write mode select circuits
• CPC Class Codes: G11C 8/12 : Group selection circuits, e.g. for memory block selection, chip selection, array selection
• CPC Class Codes: H01L 2224/16145 : the bodies being stacked
• CPC Class Codes: H01L 2224/16225 : the item being non-metallic, e.g. insulating substrate with or without metallisation
• CPC Class Codes: H01L 2924/15311 : being a ball array, e.g. BGA

Abstract

One embodiment of the present invention sets forth a memory module that includes at least one memory chip, and an intelligent chip coupled to the at least one memory chip and a memory controller, where the intelligent chip is configured to implement at least a part of a RAS feature. The disclosed architecture allows one or more RAS features to be implemented locally to the memory module using one or more intelligent register chips, one or more intelligent buffer chips, or some combination thereof. Such an approach not only increases the effectiveness of certain RAS features that were available in prior art systems, but also enables the implementation of certain RAS features that were not available in prior art systems.

Claims

1. A memory module, comprising:

at least one memory chip; and

an intelligent chip coupled to the at least one memory chip and adapted to be coupled to a memory controller, wherein the intelligent chip is configured to implement at least a part of a reliability and serviceability (RAS) feature.

2. The memory module of claim 1, wherein the intelligent chip is configured to control a light-emitting diode to indicate a failure of the memory module.

3. The memory module of claim 1, wherein the RAS feature comprises a self-test performed on the memory module.

4. The memory module of claim 3, wherein the intelligent chip is configured to control one or more light-emitting diodes to indicate a failed or successful self-test.

5. The memory module of claim 1, wherein the RAS feature comprises memory sparing.

6. The memory module of claim 5, wherein the intelligent chip is configured to calculate replacement possibilities, optimize a replacement based on a replacement strategy, notify the host system of memory sparing operations being performed, and perform a memory sparing substitution or replacement.

7. The memory module of claim 1, wherein the RAS feature comprises memory mirroring.

8. The memory module of claim 1, wherein the RAS feature comprises memory RAID (redundant array of inexpensive disks) functionality.

9. The memory module of claim 1, wherein the RAS feature comprises memory defect remapping.

10. The memory module of claim 1, wherein the RAS feature comprises memory status and information reporting.

11. The memory module of claim 1, wherein the RAS feature comprises memory temperature monitoring.

12. The memory module of claim 1, wherein the RAS feature comprises thermal control functionality.

13. The memory module of claim 1, wherein the RAS feature comprises memory failure reporting.

14. The memory module of claim 1, wherein the RAS feature comprises memory access pattern gathering and reporting.

15. The memory module of claim 1, wherein the RAS feature comprises performance control functionality based on memory access patterns.

16. The memory module of claim 1, wherein the RAS feature comprises byte-level check coding.

17. The memory module of claim 1, wherein the RAS feature comprises checkpointing.

18. The memory module of claim 1, wherein the RAS feature comprises read retry detection.

19. The memory module of claim 1, wherein the RAS feature comprises hot-plug or hot-swap functionality.

20. The memory module of claim 1, further comprising at least one redundant data path to or from the intelligent chip.

21. The memory module of claim 1, wherein the RAS feature comprises autonomous refresh functionality.

22. The memory module of claim 1, wherein the RAS feature comprises patrol or demand scrubbing.

23. The memory module of claim 1, wherein the intelligent chip is configured to transmit or receive one or more parity-protected signals.

24. The memory module of claim 1, wherein the RAS feature comprises ECC (error correction code) signaling.

25. The memory module of claim 1, further comprising an SPD (serial presence detect) chip, and wherein the RAS feature comprises sideband or inline signaling between the memory module and the memory controller.

26. The memory module of claim 1, further comprising at least one alternative data path between the intelligent chip and the at least one memory chip, and wherein the RAS feature comprises bypass and data recovery using the alternative data path.

27. The memory module of claim 1, wherein the RAS feature comprises thermal or power control functionality at a sub-memory module level.

28. The memory module of claim 1, wherein the memory module comprises a dual inline memory module.

29. The memory module of claim 1, wherein the at least one memory chip comprises a stack of dynamic random access memory chips.

30. The memory module of claim 1, further comprising a second intelligent chip coupled to the at least one memory chip and adapted to be coupled to the memory controller, wherein the second intelligent chip is configured to implement another part of the RAS feature.

31. The memory module of claim 1, wherein the memory module comprises a dual inline memory module (DIMM).

32. The memory module of claim 1, wherein the memory module is part of a memory subsystem.

33. The memory module of claim 1, wherein the memory module is coupled to a motherboard.

34. The memory module of claim 1, wherein the memory module is included in a computer system.

35. The memory module of claim 1, further comprising a second intelligent chip coupled to the at least one memory chip and adapted to be coupled to the memory controller, and a sideband bus that couples the intelligent chip to the second intelligent chip.

36. The memory module of claim 35, wherein the intelligent chip is an intelligent buffer chip, and the second intelligent chip is an intelligent register chip.

37. The memory module of claim 35, wherein the intelligent register chip transmits a signal to the intelligent buffer chip to turn off an output buffer associated with the intelligent buffer chip.

38. The memory module of claim 35, wherein control information is communicated over the sideband bus that includes an indication of a data flow direction, at least one port identifier, and an indication of a number of byte lanes per port.

39. The memory module of claim 35, wherein control information is communicated over the sideband bus in the form of a fixed-format command packet.

40. The memory module of claim 39, wherein the command packet is two cycles long, and a command type is transmitted in a first cycle, and a value associated with the command reflected in the command type is transmitted in a second cycle.

41. The memory module of claim 35, wherein information is communicated over the sideband bus to configure a bi-directional multiplexer/de-multiplexer residing either the intelligent chip or the second intelligent chip.

42. The memory module of claim 35, wherein information is communicated over the sideband bus to prompt either the intelligent chip or second intelligent chip to substitute data from good memory bits in the at least one memory chip for data from known bad memory bits in the at least one memory chip using a look-aside buffer.

43. The memory module of claim 35, wherein the sideband bus is used to transfer mode register commands transmitted by the memory controller.

44. The memory module of claim 43, wherein the sideband bus is used to modify one or more values previously written to one or more mode registers.

45. The memory module of claim 35, wherein the sideband bus is used to communicate translation and mapping functions between the intelligent chip and the second intelligent chip.

46. The memory module of claim 35, wherein the sideband bus is used as a time-domain multiplexed address bus.