METHOD AND SYSTEM FOR SEALING PACKAGES FOR OPTICS
First Claim
1. A system for enclosing and individually sealing devices, the system comprising:
- a substrate comprising a plurality of individual chips, wherein each of the plurality of individual chips includes a plurality of MEMS devices, the plurality of individual chips being formed in an array configuration with a first separation region extending in a first direction between each of the plurality of individual chips and a second separation region extending in a second direction between each of the plurality of individual chips, the first direction being oriented at an angle with respect to the second direction; and
a transparent member of a predetermined thickness, the transparent member comprising a transparent substrate of a first thickness having a bonding surface joined to a bonding surface of a standoff substrate of a second thickness, a sum of the first thickness and the second thickness being equal to the predetermined thickness, wherein the standoff substrate defines a plurality of recessed regions arranged in a spatial manner as a second array configuration; and
a sealed interface between the standoff substrate and the first separation region and the second separation region, wherein the sealed interface is adapted to enclose and individually seal each of the plurality of individual chips within one of the plurality of recessed regions.
0 Assignments
0 Petitions
Accused Products
Abstract
A system for wafer-level packaging of a plurality of MEMS devices includes a substrate having a plurality of individual chips. Each of the plurality of individual chips includes a plurality of MEMS devices and each of the plurality of individual chips is arranged in a spatial manner as a first array configuration. The system also includes a transparent member of a predetermined thickness. The transparent member includes a transparent substrate of a first thickness having a bonding surface joined to a bonding surface of a standoff substrate of a second thickness. The standoff substrate defines a plurality of recessed regions arranged in a spatial manner as a second array configuration. The system further includes a sealed interface between the standoff substrate and the substrate. The sealed interface is adapted to enclose each of the plurality of individual chips within one of the plurality of recessed regions.
-
Citations
25 Claims
-
1. A system for enclosing and individually sealing devices, the system comprising:
-
a substrate comprising a plurality of individual chips, wherein each of the plurality of individual chips includes a plurality of MEMS devices, the plurality of individual chips being formed in an array configuration with a first separation region extending in a first direction between each of the plurality of individual chips and a second separation region extending in a second direction between each of the plurality of individual chips, the first direction being oriented at an angle with respect to the second direction; and
a transparent member of a predetermined thickness, the transparent member comprising a transparent substrate of a first thickness having a bonding surface joined to a bonding surface of a standoff substrate of a second thickness, a sum of the first thickness and the second thickness being equal to the predetermined thickness, wherein the standoff substrate defines a plurality of recessed regions arranged in a spatial manner as a second array configuration; and
a sealed interface between the standoff substrate and the first separation region and the second separation region, wherein the sealed interface is adapted to enclose and individually seal each of the plurality of individual chips within one of the plurality of recessed regions. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A package for a plurality of MEMS devices, the package comprising:
-
a substrate including the plurality of MEMS devices, the substrate including a peripheral portion surrounding the plurality of MEMS devices;
a transparent member of a predetermined thickness, the transparent member comprising a transparent portion of a first thickness and a standoff portion of a second thickness and defining an annular structure, a sum of the first thickness and the second thickness being equal to the predetermined thickness, wherein a bonding surface of the transparent portion is coupled to a bonding surface of the standoff portion; and
a sealed interface between the annular structure of the standoff portion and the peripheral portion of the substrate, wherein the sealed interface is adapted to enclose and individually seal the plurality of MEMS devices within the transparent member. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
-
18. A system for enclosing and sealing a plurality of MEMs devices, the system comprising:
-
a transparent member of a predetermined thickness, the transparent member comprising a transparent substrate of a first thickness having a bonding surface joined to a bonding surface of a standoff substrate of a second thickness, a sum of the first thickness and the second thickness being equal to the predetermined thickness, wherein the transparent member defines a plurality of recessed regions arranged in a spatial manner as an array configuration;
a die comprising the plurality of MEMS devices, the die including a first set of peripheral separation regions extending in a first direction and a second set of peripheral separation regions extending in a second direction, the first direction being oriented at an angle with respect to the second direction; and
a sealed interface between the standoff substrate and the first set of peripheral separation regions and the second set of peripheral separation regions, wherein the sealed interface is adapted to enclose and seal the plurality of MEMs devices within one of the plurality of recessed regions. - View Dependent Claims (19, 20, 21)
-
-
22. A system for enclosing and individually sealing one of a plurality of individual chips, the system comprising:
-
a substrate comprising a plurality of individual chips, wherein each of the plurality of individual chips includes a plurality of MEMS devices, the plurality of individual chips being formed in an array configuration with a first separation region extending in a first direction between each of the plurality of individual chips and a second separation region extending in a second direction between each of the plurality of individual chips, the first direction being oriented at an angle with respect to the second direction; and
a transparent member of a predetermined thickness, the transparent member comprising a transparent cover of a first thickness having a bonding surface joined to a bonding surface of an annular standoff member of a second thickness, a sum of the first thickness and the second thickness being equal to the predetermined thickness, wherein the transparent member defines a recessed region internal to the annular standoff member; and
a sealed interface between the annular standoff member and the plurality of first street regions and the plurality of second street regions, wherein the sealed interface is adapted to enclose and individually seal the one of the plurality of individual chips within the recessed region. - View Dependent Claims (23, 24, 25)
-
Specification