Memory device including 3-dimensionally arranged memory cell transistors and methods of operating the same
First Claim
Patent Images
1. A memory device comprising:
- L semiconductor layers stacked, L being an integer greater than 1;
a gate structure on each of the semiconductor layers;
N bitlines on the gate structures and crossing over the gate structures, N being an integer greater than 1; and
a common source line on each of the semiconductor layers, each of the common source lines connected to each other such that the common source lines have equipotentiality with each other.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory device may include L semiconductor layers, a gate structure on each of the semiconductor layers, N bitlines, and/or a common source line on each of the semiconductor layers. The L semiconductor layers may be stacked, and/or L may be an integer greater than 1. The N bitlines may be on the gate structures and crossing over the gate structures, and/or N may be an integer greater than 1. Each of the common source lines may be connected to each other such that the common source lines have equipotentiality with each other.
-
Citations
16 Claims
-
1. A memory device comprising:
-
L semiconductor layers stacked, L being an integer greater than 1;
a gate structure on each of the semiconductor layers;
N bitlines on the gate structures and crossing over the gate structures, N being an integer greater than 1; and
a common source line on each of the semiconductor layers, each of the common source lines connected to each other such that the common source lines have equipotentiality with each other. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
Specification