CHIP WITH A VERTICAL CONTACT STRUCTURE
First Claim
Patent Images
1. A chip with a chip plane, comprising:
- a functional area comprising;
a first active area and a second active area, which is spaced from the first active area;
a first conductive trace, which crosses the first and second active areas, wherein a first insulating layer is arranged between the first active area or the second active area and the first conductive trace; and
a second conductive trace, which is arranged above the first conductive trace, wherein a second insulating layer is arranged between the second conductive trace and the first conductive trace;
a plurality of contact structures vertical with respect to the chip plane for contacting the first active area, the second active area, the first conductive trace or the second conductive trace, wherein the vertical contact structures include a conductive material; and
a vertical dummy-contact structure, which extends vertically into the functional area to the first active area, the second active area, the first conductive trace or the second conductive trace, and which comprises an electrically conductive material and an insulation layer, the insulation layer being formed so that a current flow from an upper end of the dummy-contact structure to the functional area is prevented.
1 Assignment
0 Petitions
Accused Products
Abstract
A chip with a chip plane includes a functional area, a contact structure vertical with respect to the chip plane for connecting the functional area, which includes a conductive material, which has a predetermined length, and a vertical dummy-contact structure, which extends vertically into the functional area and which has an electrically conductive material and an insulation layer, the insulation layer being formed so that a current flow from an upper end of the dummy-contact structure to the functional area is prevented.
8 Citations
25 Claims
-
1. A chip with a chip plane, comprising:
-
a functional area comprising; a first active area and a second active area, which is spaced from the first active area; a first conductive trace, which crosses the first and second active areas, wherein a first insulating layer is arranged between the first active area or the second active area and the first conductive trace; and a second conductive trace, which is arranged above the first conductive trace, wherein a second insulating layer is arranged between the second conductive trace and the first conductive trace; a plurality of contact structures vertical with respect to the chip plane for contacting the first active area, the second active area, the first conductive trace or the second conductive trace, wherein the vertical contact structures include a conductive material; and a vertical dummy-contact structure, which extends vertically into the functional area to the first active area, the second active area, the first conductive trace or the second conductive trace, and which comprises an electrically conductive material and an insulation layer, the insulation layer being formed so that a current flow from an upper end of the dummy-contact structure to the functional area is prevented. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
Specification