NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
First Claim
Patent Images
1. A non-volatile semiconductor memory device comprising:
- a plurality of word lines;
a plurality of bit lines comprising even numbered bit lines and odd numbered bit lines; and
a memory cell array including a plurality of memory cells having two or more storage states, one of said plurality of memory cells being connected to a corresponding word line of said plurality of word lines, the number of storage states between adjacent memory cells is different in a word line direction and a bit line direction.
5 Assignments
0 Petitions
Accused Products
Abstract
A non-volatile semiconductor memory device includes plurality of word lines and a plurality of bit lines comprising even numbered bit lines and odd numbered bit lines and a memory cell array including a plurality of memory cells having two or more storage states, one of the plurality of memory cells being connected to a corresponding word line of the plurality of word lines, the number of storage states between adjacent memory cells is different in a word line direction and a bit line direction.
-
Citations
23 Claims
-
1. A non-volatile semiconductor memory device comprising:
-
a plurality of word lines; a plurality of bit lines comprising even numbered bit lines and odd numbered bit lines; and a memory cell array including a plurality of memory cells having two or more storage states, one of said plurality of memory cells being connected to a corresponding word line of said plurality of word lines, the number of storage states between adjacent memory cells is different in a word line direction and a bit line direction. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A non-volatile semiconductor device comprising:
-
a plurality of word lines; a plurality of bit lines comprising even numbered bit lines and odd numbered bit lines; a memory cell array including a plurality of memory cells having two or more storage states, said plurality of memory cells having a first address and a second address, said second address being allocated and being the same between two said adjacent memory cells, one of said plurality of memory cells being connected to a corresponding word line of said plurality of word lines, the number of storage states between adjacent memory cells is different in a word line direction and a bit line direction; and a plurality of sense amplifiers connected to said plurality of bit lines, said sense amplifiers amplify and output a signal which is read from said plurality of memory cells, latches data which is input or output and converts said data based on said second address into a signal. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A non-volatile semiconductor device comprising:
-
a plurality of word lines; a plurality of bit lines comprising even numbered bit lines and odd numbered bit lines; a memory cell array including a plurality of memory cells having two or more storage states, said plurality of memory cells having a first address, a second address and a third address, said second address being allocated and being the same between two said consecutive memory cells among three consecutive memory cells which are adjacent and said third address which is allocated to another memory cell among said three memory cells, one of said plurality of memory cells being connected to a corresponding word line of said plurality of word lines, the number of storage states of said memory cell among three consecutive memory cells which are adjacent is different; and a plurality of sense amplifiers connected to said plurality of bit lines, said sense amplifiers amplify and output a signal which is read from said plurality of memory cells, latches data which is input or output and converts said data based on said second address and said third address into a signal. - View Dependent Claims (17, 18, 19, 20, 21, 22, 23)
-
Specification