×

Method for Forming Inter-Poly Dielectric in Shielded Gate Field Effect Transistor

  • US 20080090339A1
  • Filed: 12/07/2007
  • Published: 04/17/2008
  • Est. Priority Date: 08/09/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method of forming a field effect transistor, comprising:

  • forming a trench in a silicon region of a first conductivity type;

    forming a shield electrode in a lower portion of the trench;

    forming an inter-poly dielectric (IPD) comprising a layer of thermal oxide and a layer of conformal dielectric along an upper surface of the shield electrode; and

    forming a gate electrode in the trench over the IPD.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×