STACKED INVERTER DELAY CHAIN
First Claim
Patent Images
1. A circuit comprising:
- a first stacked inverter including a first plurality of active devices of a first type and a second plurality of active devices of a second type; and
a second stacked inverter including another first plurality of active device of the first type and another second plurality of active devices of the second type, wherein the output of the first stacked inverter is coupled to the input of the second staked inverter.
4 Assignments
0 Petitions
Accused Products
Abstract
Stacked inverter delay chains. In accordance with a first embodiment of the present invention, a series stack of two p-type devices is coupled to a series stack of three n-type devices, forming a stacked inverter comprising desirable delay, die area and power characteristics. Two stacked inverters are coupled together to form a stacked inverter delay chain that is more efficient in terms of die area, active and passive power consumption than conventional delay chains comprising conventional inverters.
76 Citations
16 Claims
-
1. A circuit comprising:
-
a first stacked inverter including a first plurality of active devices of a first type and a second plurality of active devices of a second type; and a second stacked inverter including another first plurality of active device of the first type and another second plurality of active devices of the second type, wherein the output of the first stacked inverter is coupled to the input of the second staked inverter. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A stacked inverter comprising:
-
a first plurality of transistors of a first type coupled in series with each other, wherein a first end of the first plurality of transistors is coupled to a first potential; and a second plurality of transistors of a second type coupled in series with each other, wherein a first end of the second plurality of transistors is coupled to a second potential, the gates of the first and second plurality of transistors are coupled together as an input, and the second end of the first and second plurality of transistors are coupled together as an output. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method of fabricating a stacked inverter comprising:
-
forming a first plurality of transistors from sequential p-type diffusions in an n-well; forming a second plurality of transistors from sequential n-type diffusions in a p-well; forming a first metallization coupling a first end of the sequential p-type diffusions and a first end of the sequential n-type diffusions as an output of the stacked inverter; forming a second metallization coupling a second end of the sequential p-type diffusions to a first potential; forming a third metallization coupled a second end of the sequential n-type diffusions to a second potential; and forming a fourth metallization coupling a gate of each of the first and second plurality of transistors as an input of the staked inverter. - View Dependent Claims (14, 15, 16)
-
Specification